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by James Benson
With the continuous scaling of CMOS technologies, Silicon-on-Insulator (SOI) technologies
have become more competitive compared to bulk, due to their lower parasitic capacitances
and leakage currents. The shift towards high frequency, low power circuitry, coupled with
the increased maturity of SOI process technologies, have made SOI a genuinely cost-
eﬀective solution for leading edge applications.
The original STAG2 model, developed at the University of Southampton, UK, was among
the ﬁrst compact circuit simulation models to speciﬁcally model the behaviour of Partially-
Depleted (PD) SOI devices. STAG2 was a robust, surface-potential based compact model,
employing closed-form equations to minimise simulation times for large circuits. It was
able to simulate circuits in DC, small signal, and transient modes, and particular care was
taken to ensure that convergence problems were kept to a minimum.
In this thesis, the ongoing development of the STAG model, culminating in the release
of a new version, STAG3, is described. STAG3 is intended to make the STAG model
applicable to process technologies down to 100nm. To this end, a number of major model
improvements were undertaken, including: a new core surface potential model, new ver-
tical and lateral ﬁeld mobility models, quantum mechanical models, the ability to model
non-uniform vertical doping proﬁles, and other miscellaneous eﬀects relevant to deep sub-
micron devices such as polysilicon depletion, velocity overshoot, and the reverse short
channel eﬀect.
As with the previous versions of STAG, emphasis has been placed on ensuring that model
equations are numerically robust, as well as closed-form wherever possible, in order to
minimise convergence problems and circuit simulation times. The STAG3 model has been
evaluated with devices manufactured in PD-SOI technologies down to 0.25 m, and was
found to give good matching to experimental data across a range of device sizes and biases,
whilst requiring only a single set of model parameters.
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Introduction
1.1 A Review of MOS Technology
1.1.1 Bulk Technology
Despite the success of bulk CMOS in the microelectronics industry, devices manufactured
in the conventional way do exhibit some non-ideal behaviour. There have traditionally
been two problems in particular which have aﬀected bulk CMOS devices, both of which
result from a lack of electrical isolation between the active device and the substrate.
The ﬁrst undesirable interaction involves a phenomenon known as latch-up [1]. This
is unique to CMOS, and occurs through the activation of a PNPN thyristor structure,
formed by three PN junctions in close proximity. When this happens, parasitic bipolar
action creates a short circuit path between the power terminals, destroying the device.
Various measures can be employed to avoid this, including using an oxide isolation wall to
break the PNPN parasitic structure, or utilising the twin-tub conﬁguration [1]. Of course,
these measures introduce additional process steps, and so raise the cost of producing a
wafer. Since it is the parasitic biolar action which governs latch-up, it would follow that
sub-micron processes are again more susceptible to this eﬀect, featuring as they do larger
parasitic BJT gains. Admittedly, latch-up is no longer the major concern it used to be,
since modern rail voltages are often too low to turn on the parasitic PNPN device.
The second problem is the parasitic capacitance between the source/drain regions and
the substrate. The eﬀect of this is to slow down device operation, as these capacitors
charge and discharge. Increasing the amount of substrate doping results in larger para-
sitic capacitances; unfortunately, this doping increase is necessary for scaling in modern
deep sub-micron processes, in order to prevent punch-through and to help regulate the
threshold voltage [2]. As a result, we expect the parasitic capacitance per unit area to
increase with decreasing feature size.
Not only does this second parasitic eﬀect become more problematic as MOS devices are
scaled down, but new circuit applications now exist which tend to emphasise these prob-
1lems. High frequency circuitry, critical to the wireless telecommunication market, requires
fast device operation, and parasitic capacitances are extremely undesirable. Thus, any
MOS technology which solves these problems, and which provides a viable alternative to
bulk CMOS, is worthy of serious consideration. SOI is one such technology.
1.1.2 SOI Technology
SOI (Silicon-on-Insulator) technology has been in existence in some form for almost as long
as bulk CMOS. The basic principle behind SOI is as follows: since it is the interaction be-
tween the active device and the substrate which causes many undesirable parasitic eﬀects
in bulk technology, simply replace the silicon substrate with an insulating substrate, thus
electrically decoupling the active device. Initially, the substrate used was made of sap-
phire, and the technology was called SOS (Silicon-on-Sapphire). Later, it became possible
to create good quality interfaces using silicon oxide, which remains the material of choice
today. While it has proved very useful in certain niche markets, SOI has never come close
to rivalling bulk CMOS in terms of volume of production or breadth of application.
SOI brings a number of beneﬁts to circuit designers. The electrical isolation of the active
device area eliminates any possibility of latch-up, whilst also greatly reducing parasitic
drain and source capacitances. In addition, only a thin ﬁlm of silicon is being used for
the active device, so the source and drain diﬀusions will reach to the back oxide, and the
p-n junction areas will be smaller. This in turn leads to smaller leakage currents, which
makes it particularly useful for high temperature applications. Another beneﬁt of SOI is
that it uses a smaller active volume of silicon compared to bulk, making it less susceptible
to single event upset caused by high levels of radiation. These two properties account for
the usefulness of SOI technology in high temperature and rad hard applications, which for
a long time were its main commercial uses.
With the advent of wireless communications, the demand for low power, high frequency
systems has increased greatly. Such applications are also good candidates for develop-
ment in SOI, since they can beneﬁt from the reduced parasitic capacitances in order to
achieve higher speed. Furthermore, the combination of reduced junction leakage current
and parasitic capacitances mean that SOI CMOS circuits can achieve lower levels of power
consumption, both when static and during switching, making SOI an attractive prospect
for low power circuitry.
The presence of an electrically isolated active area can cause problems however. The well-
documented kink eﬀect [3,4] occurs when part of the body is left ﬂoating, due to the lack
of a good electrical contact to the silicon ﬁlm at the back oxide interface. The resulting
unpredicability of the body node voltage can result in complex behaviour in DC, small
signal and transient regimes [3,5,6]. Additional, less well known small signal phenomena
can also be observed [6], which are caused by capacitive coupling of the ﬂoating body
2node. These ﬂoating body eﬀects make SOI behaviour less predictable than bulk, and
conventional bulk models cannot predict these behaviours.
Devices in which the body region is not totally depleted when the MOS channel is inverted,
and which are thus susceptible to the kink eﬀect, are referred to as Partially-Depleted SOI
(PD-SOI) devices. Another class of SOI MOS transistor exists, one in which the silicon
ﬁlm is suﬃciently thin to give total depletion of the body even at low gate biases. These
are called Fully-Depleted SOI (FD-SOI) devices. An ideal fully-depleted device is one in
which there exists no undepleted quasi-neutral region in the body of the device, electri-
cally isolated from the source and drain junctions. Any carriers injected into the body
region below the channel, for instance as a result of impact ionisation, will not be able to
remain in the depleted body region, and thus they cannot contribute to forward biasing
of the source/body junction. Instead, they will be swept towards the source terminal by
the built-in potential across the body-source junction [8]. Furthermore, lowering of the
body-source junction barrier allows oppositely charged carriers to diﬀuse from the source
into the body, with the result that recombination will occur before a substantial increase
in body potential can occur.
Fully-depleted devices oﬀer the beneﬁts of SOI performance but without the kink eﬀect,
and with transconductance behaviour that is superior to both bulk and PD-SOI [7]. A
decade ago, mature FD-SOI technologies had not yet been realised, due to limitations
in processing techniques. In order to produce a device for which the gate-induced de-
pletion region reaches all the way to the back gate, it is necessary to either reduce the
doping level of the silicon ﬁlm, or else reduce the thickness of the silicon ﬁlm. The ﬁrst
option is prohibited in short-channel devices, since high doping levels are necessary to
suppress short-channel eﬀects. Therefore, it is necessary instead to use thinner silicon
ﬁlms. However, it is more diﬃcult to ensure consistent ﬁlm thicknesses in production [9].
Nowadays, FD-SOI is the more common technology, with PD-SOI ﬁnding use in certain
high-performance niche applications.
Finally, SOI technology exhibits self-heating, due to the poor thermal conductivity of the
buried oxide layer [10, 11]. Self-heating appears in both types of SOI device, and can
degrade device performance. Because the heating is simply due to the power being dis-
sipated from the channel current, the degradation becomes most noticeable at high gate
and drain voltages. As with the electrical ﬂoating-body eﬀects, this needs to be properly
modelled, to avoid unexpected circuit behaviour.
1.1.3 SOI versus bulk
For several decades, SOI has occupied only certain niche markets in the microelectronics
industry. While its properties have made it ideal for rad hard and high temperature appli-
cations, the diﬃculty of modelling and compensating for the various ﬂoating body eﬀects,
3combined with the additional cost compared with the more mature bulk technologies, have
meant that SOI has been unable to compete in the core digital and mixed signal VLSI
markets.
This situation began to change in the late 1990s, following IBM’s announcement of its
ﬁrst commercial microprocessor designed in SOI technology, and a number of examples
of commercial digital SOI designs can now be found, i.e. [12]. With the move to deep-
submicron technologies, and the growing demand for low-power, high frequency circuit
designs, the advantages of SOI over bulk have started to become suﬃciently attractive for
companies to invest time and money trying to overcome the process and design problems
which have previously stiﬂed the exploitation of this technology. The promise of improved
performance, either through higher speeds or lower power consumption, has led compa-
nies such as Motorola, Texas Instruments and AMD to also start developing commercial
SOI-based products.
At present, there is no clear consensus as to whether SOI can provide a long-term alter-
native to bulk. While it is generally agreed that SOI performance exceeds that of bulk
by 10-20% [13], there is much debate as to whether this advantage can be maintained
with further technology scaling. Much of the improvement aﬀorded by SOI is a result
of the reduction of the junction capacitance. However, as devices are scaled down, the
issue of junction capacitance becomes secondary to parasitic capacitances in the gate and
interconnects [13]. Furthermore, because ﬂoating-body devices are susceptible to the his-
tory eﬀect [14], circuit designers must factor in a safety margin when designing circuits
in SOI. This means that they cannot utilise the full performance gain of the technology,
so that the theoretical improvement of around 15% is reduced to about 10% in practise.
As a result, some companies, notably Intel, have been reluctant to commit resources to
development of a SOI process.
Regardless of the performance issues, SOI circuit production is still somewhat limited by
logistical issues arising from its lack of maturity relative to bulk. SOI wafers still cost
more than bulk, and until recently, were not available in the quantities needed for volume
production. However, the fact that so many semiconductor maufacturers are now taking
SOI seriously means that this situation is likely to improve. It is diﬃcult to see SOI totally
replacing bulk over any timescale; the only scenario that could bring this about would be
if bulk MOSFETs encountered some fundamental limit in scaling, one to which SOI was
immune. Good progress is still being made in the scaling of transistors however, with
commercial design work now being done with device gate lengths of 45nm for leading edge
products. It is thought that ultimately, SOI might postpone the onset of any performance
limit by about one generation, on account of the advantages that it provides over bulk.
Of course, as already discussed, this assumes that advances in other areas such as inter-
connect technology allow it to retain its performance advantages. A plausible prediction
would be that SOI will continue to mature and co-exist with bulk processes, with some
4companies developing bulk and SOI processes in parallel, and using each for diﬀerent types
of application.
1.2 A Review of MOS Compact Models
We shall now look at the current state of MOS compact modelling. We shall be taking
a broader look at available models, encompassing PD-SOI, FD-SOI, and bulk models.
Having categorised the various basic model types, we shall then explain how the work
described in this thesis ﬁts into this wider picture.
1.2.1 Piece-Wise Models
Earlier generations of compact models are based on the Meyer model [15]. The Meyer
model represented the ﬁrst serious attempt to describe MOSFET characteristics in a rela-
tively simple way, as a function of the applied terminal voltages. The model equations were
derived by assuming that the channel current was composed of only a drift component,
with the diﬀusion contribution being ignored. The original Meyer model failed to fulﬁll
the important condition of charge conservation, a shortcoming that was later corrected by
the capacitance model developed by Ward and Dutton [16].
Two main diﬃculties have emerged when using the Meyer formulation as the basis of a
compact model. The ﬁrst problem is that the model equations possess discontinuities.
Since we are neglecting the diﬀusion current, we ﬁnd a discontinuity when making the
transition between strong inversion (where drift does indeed dominate over diﬀusion) and
sub-threshold (where the reverse is true). The same is true for the transition between the
strong inversion triode region and saturation. Separate equations need to be introduced to
describe sub-threshold and saturation regions, and smoothed numerically. Models which
describe diﬀerent operating regions with diﬀerent equations are called ’piece-wise’ or ’re-
gional’ models. It is in fact perfectly possible to eliminate such discontinuities through
the application of appropriate smoothing functions, but the need for such measures was
less apparent at the time these models were being developed, and so the problem of dis-
continuities is one that has become associated with piece-wise models.
The second problem is that it is diﬃcult to incorporate new physical eﬀects that result
from device scaling. This stems from the empirical nature of these models, and is usually
reﬂected in the model possessing large numbers of empirical ﬁtting parameters. It is not
unusual for such models to employ ’binning’, whereby each key parameter is given addi-
tional dependencies for device length, width and area, thus making model parameter sets
large and unwieldy. Fitting for such models is often very good under ideal circumstances,
since the extra ﬁtting parameters oﬀer so many degrees of freedom. However, actually
optimising such a large number of parameters is diﬃcult and time-consuming, and can
5lead to non-physical parameter values being assigned. This in turn greatly reduces the
model’s predictive power, since there is less likelihood of accuracy outside the optimisation
range.
Although it is now standard practise for models to be based on the newer surface potential
based approach, there exist some well-known older piece-wise models. Among them is the
BSIM3 model, which for a long time was the industry standard. There are versions of
BSIM3 for both bulk MOS [17] and SOI [18,19]. Another well known piece-wise model is
the Philips MOS9 model [20]; like BSIM3, these is well established, and can be ﬁtted to
give good matching to experimental data.
1.2.2 Surface Potential Models
This newer class of model is eﬀectively considered the de facto standard in compact circuit
model development, even if the microelectronics industry has been somewhat slow in the
past to actually adopt these models into their design ﬂow [21]. At the core of the surface
potential approach is the drift-diﬀusion approximation, originally developed by Pao and
Sah [22]. As with the piece-wise models, the intention is to describe the characteristics of
a MOSFET as a function of its applied terminal voltages. However, the inclusion of both
drift and diﬀusion current components leads to a more uniﬁed physical description which
includes all bias conditions within a single expression. To obtain this expression requires
the combined solution of three key equations: the Poisson equation, which relates the
electric ﬁeld to the distribution of charges, the current density equation, which describes
the current as being composed of a drift and a diﬀusion component, and the continuity
equation, which maintains the overall carrier ﬂux at zero.
By solving the above equations, an implicit expression for the device surface potential is
obtained. The drain current is then expressed as a function of the surface potential at the
drain and source ends of the channel. The use of a single consistent implicit equation re-
moves both of the earlier problems at a stroke. The transition between diﬀerent operating
regions is handled automatically, with no discontinuities, and with physical consistency
being retained. The situation becomes somewhat less ideal as devices continue to be scaled
down. Since the solution to Poisson’s equation is obtained in 1-D, the model will lose accu-
racy as the increasing inﬂuence of the lateral electric ﬁeld creates a 2-D ﬁeld distribution.
Models based on 2-D solutions have been proposed [23] , but most implemented models
rely on empirical modiﬁcations to compensate for any shortcomings in the 1-D approach,
to prevent the equations from becoming too complicated. It should be pointed out that
surface potential models still handle this problem much more readily than piece-wise mod-
els, and it is now widely accepted that these new models oﬀer superior accuracy, stability,
and predictive power.
The expression relating surface potential to the MOSFET terminal voltages is implict -
6in other words, no exact closed form solution can be obtained. This leaves the compact
model developer with a major decision to make when deciding how to formulate a new
model. There are two basic approaches: either solve the exact equation by means of a
iterative procedure, or else ﬁnd an approximate version of the exact expression which does
allow for a closed-form solution. We shall call the former group iterative models, and
the latter group analytical models. As far as comparing the two types of model goes, it
basically comes down to a trade-oﬀ between speed and accuracy.
The iterative models are very precise, with the main beneﬁt coming in the modelling of
the weak and moderate inversion regions. This is particularly evident in the transcon-
ductance characteristics, since this quantity is a strongly varying function of gate voltage
and peaks prior to achieving strong inversion. However, such accuracy can be deceptive.
The implicit surface potential equation is a low-ﬁeld expression, and thus it cannot repro-
duce real device characteristics by itself. For that, it is necessary to introduce additional
expressions to account for the eﬀects of high vertical ﬁeld mobility degradation, as well
as lateral ﬁeld carrier velocity saturation. Unless these are also modelled to a very high
degree of accuracy, some of the beneﬁt of using the exact surface potential equation will
be lost.
The most obvious drawback with using an iterative approach is of course speed. Quite
how much of a diﬀerence this makes is unclear; the past popularity of the BSIM3 models
means that until quite recently, most speed benchmarking and comparisons of numerical
stability are made against this standard [24,25]. As has already been pointed out, BSIM3
is a dated model, and most surface potential compact models can expect to outperform
it. BSIM3 has therefore been an easy target in the past (but also more readily available
for comparison), and not one likely to provide an objective measure of performance by
modern standards.
Some information is available on the speed performance of iterative models however, much
of it from the group at Hiroshima University. Their model, HiSIM, is one of the most
highly developed examples of an iterative model [26], and they have made some eﬀort to
benchmark its performance, although some reservations must be expressed about their
conclusions. One useful ﬁgure of merit in these types of models is the number of itera-
tions needed for the surface potential to converge. For HiSIM, two iterations are typically
needed in strong inversion, and three in sub-threshold [25]. This is actually quite a good
result, and has been achieved by using predictive algorithms to obtain good initial esti-
mates prior to iteration. However, it still means that the time taken to calculate the source
and drain surface potentials is well in excess of that required for closed-form models. Also,
it should be understood that when trying to simulate large circuits, the presence of itera-
tive procedures within the model itself can lead to additional convergence problems. Some
work has been done in looking at the performance of these models in circuit simulation.
The conclusion in [25] was that a well formulated iterative model can actually outperform
7an analytical piece-wise model. However, this can probably be attributed to the poor
convergence often associated with piece-wise models, and tells us little about the model’s
performance relative to analytical surface potential models.
Besides HiSIM, other models which fall into this category include MISNAN [27] and the
Motorola model [28].
Probably the most widely-used analytic compact model today is the PSP model [29,30].
The model is the result of a joint collaboration between two well-established compact
modelling groups at Philips Semiconductors (now NXP Semiconductors) and Pennsylva-
nia State University. Prior to its inception, each group had developed its own surface
potential-based model: MOS11 for Philips, and SP for Pennsylvania State. PSP combines
elements from both models, and has now emerged as a serious alternative to BSIM3 and
its surface-potential based successor, BSIM4. Prior to PSP, BSIM3 enjoyed such a high
level of support from industrial CAD engineers that other models stuggled to challenge
it [21].
Other analytic models which include SUSOS [31], STAG2 [32], the Eindhoven model [33],
and later versions of SOISPICE [34].
1.3 The STAG Model
The work presented in this thesis relates to the continuing development of the STAG
circuit simulation model. STAG was originally conceived and developed at the Univer-
sity of Southampton, in collaboration with the Defence Research and Evaluation Agency
(DERA), to allow in-house circuit design work to be carried out. STAG is a compact
model for partially depleted SOI MOSFETs, originally implemented in version 3f5 of the
Berkeley SPICE circuit simulator. The STAG model has been designed speciﬁcally for
the reliable simulation of analogue SOI CMOS circuits and includes a rigorous physical
treatment of self-heating and ﬂoating body eﬀects. Great emphasis has been placed on
numerical robustness to prevent convergence problems during the simulation of high-gain
analogue circuits. The resulting model uses a surface potential based single-piece formu-
lation with continuous derivatives in all regions of device operation. All model equations
are closed form, the rationale being that the simulation time of large circuits would suﬀer
if iterative methods were used. The STAG model is charge conserving and includes static,
transient, small-signal, and basic noise models.
The ﬁrst publicly available version of the model was STAG2, which was released in 1997.
While a number of minor iterations were subsequently released, they all shared a common
set of core model equations; therefore they will be referred to collectively under the blan-
ket label STAG2. STAG2 was found to provide accurate circuit simulation capabilities for
process technologies down to about 0.7 m. STAG2 could be used for DC, small signal, and
8transient simulations. A thermal sub-circuit, and associated thermal node, was provided,
allowing complex modelling of self-heating eﬀects with single or multiple thermal time
constants, as well as the simulation of thermal coupling between devices. The inclusion
of impact ionisation models and body-source and body-drain diode sub-circuits enabled
simulation of ﬂoating body electrical eﬀects associated with PD-SOI devices, such as the
kink eﬀect.
Although STAG2 has been shown to be a good, reliable circuit design tool [32,35,36], some
of its underlying DC equations are strictly only applicable to long channel devices. When
matching simulations to the characteristics of 0.35 and 0.25  m technologies, it became
apparent that there was a limit to the degree of accuracy that could be achieved with
the model, even after parameter optimisation. This is especially true when matching was
needed over a range of device sizes and bias conditions. A number of major improvements
were identiﬁed, including new vertical and lateral ﬁeld mobility models, and the addition
of models to include: quantum mechanical eﬀects, non-uniform vertical doping proﬁles,
the reverse short channel eﬀect, and polysilicon depletion.
The model presented in this thesis, STAG3, is the new version of STAG developed for
accurate simulation of deep-submicron PD-SOI devices. The principal intention has been
to maintain the analytic nature of the model, whilst at the same time improving its accu-
racy. As before, much eﬀort has gone into ensuring that the model has a high degree of
numerical stability.
Before continuing, it is worth noting that much of the new work described in this thesis is
not particularly speciﬁc to SOI, despite the fact that an SOI model is being used. Rather,
the intention is to extend the validity of the STAG PD-SOI model down into the deep
sub-micron regime. Most of the changes are just as applicable to bulk MOS as to SOI.
The most notable exception to this is the analysis of small-signal capacitance modelling
for ﬂoating body SOI devices (described in Chapter 8).
1.4 Structure of this thesis
The thesis will begin by looking at the new core low ﬁeld DC model in STAG3, presented
in detail in Chapter 2. A decision has been taken to allow for the possible presence of
a non-degenerately doped polysilicon gate, and to include its eﬀect directly within the
core surface potential and charge equations. In this way, the eﬀects of any polysilicon
depletion on device surface potential are automatically included. This is in contrast to
other compact models, which include polysilicon depletion by treating it as a perturbation
to the standard surface potential equations. A complete set of new equations are derived,
and where appropriate, compared to the more standard treatment. It is shown that the
standard surface potential equation can be considered to be a special case of the new
expression, corresponding to an degenerately doped gate.
9Chapter 3 is the ﬁrst in a trio of chapters which examines how the presence of high electric
ﬁelds results in deviations from the ideal low ﬁeld model, necessitating modiﬁcation of the
surface potential. We begin by detailing the new eﬀective surface mobility model that
has been developed for STAG3. This chapter ﬁrst takes an in-depth look at the state of
play of mobility modelling in circuit simulators, as well as covering the physical scattering
mechanisms that make an important contribution in the MOS inversion layer. We then
explain how expressions have been obtained to express the contribution of each mechanism
in terms of the transverse electric ﬁeld, which in turn allows us to formulate the eﬀective
surface mobility in terms of the surface potential.
Chapter 4 explores the additional complications which arise when the eﬀect of the lateral
electric ﬁeld is included. In particular, it is shown that the additional model complexity
introduced in Chapter 3 can lead to serious problems when calculating the eﬀects of carrier
velocity saturation. We then provide a detailed mathematical formulation which solves
this problem. Models for internal series resistance and velocity overshoot are also included
in the treatment.
In Chapter 5 we discuss the changes in device behaviour which result from quantisation
of the carriers in the inversion layer, due to the presence of high transverse ﬁelds. Some
simple model equations are proposed to account for these changes.
Chapter 6 examines the section of the model relating to the threshold voltage. We look
at the eﬀect of non-uniform body doping, normal and reverse short channel eﬀects, and
drain-induced barrier lowering, and show how these eﬀects have been accounted for in the
STAG3 model. We present a novel approach to modelling the inﬂuence of non-uniform
body doping proﬁles, which provides accuracy without resorting to numerical iteration.
Finally, we describe a method for extracting the threshold voltage, by bridging the gap
between the well-deﬁned ﬂat band voltage concept used in surface potential models, and
the more vaguely deﬁned (but nevertheless very common) threshold voltage extraction
procedures.
Chapter 7 completes our treatment of the DC model by looking at the auxilliary model.
Improvements made in this area mainly relate to the automatic calculation and scaling
of various instance parameters (parameters speciﬁc to a particular device). Such changes
allow circuit designers to run simulations using default values for thermal parameters,
series resistance etc without having to hand calculate values for each variation in device
dimensions.
Chapter 8 deals with the charge model. This portion of the model has not needed ex-
tensive modiﬁcations, since the basic assumptions made for STAG2 still hold for deep
sub-micron devices. Where improvements are observed over this earlier version, often this
10is due to DC model improvements ’ﬁltering through’ to the AC or transient domain. The
ﬁrst parts of this chapter are therefore a review of STAG2, rather than a discussion of new
work. The exception to this is the body charge model, for which a detailed treatment is
presented. After developing the necessary mathematical formalism, we review the eﬀect
of a capacitively coupled ﬂoating body node on the small-signal frequency response of SOI
devices. We shall see that adopting a conventional bulk MOS approach when modelling
body charge capacitances can lead to non-physical characteristics in SOI simulations. Fi-
nally, an empirical adjustment to the body charge model is introduced which can be used
to compensate for the problem.
In Chapter 9 we evaluate the performance of STAG3 by comparing its output with mea-
sured results from a quarter micron technology. While some speciﬁc evaluation results are
presented in Chapters 2 - 8, here we consider the model in its entirety.
Chapter 10 summarises the conclusions in this thesis, and outlines further improvements
that could be made to the STAG model.
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13Chapter 2
Low Field DC Model
2.1 Introduction
For a truly partially depleted SOI MOSFET, there is no back gate coupling eﬀect [1]. Fur-
thermore, in the case of analogue circuits, the back gate (or substrate) is invariably tied to
ground. With a threshold voltage typically of the order of tens of volts, the back device is
operating deep within the subthreshold regime and will pass negligible current. This also
implies that there is negligible charge at the back interface, as well as a much smaller gate
capacitance due to the thicker oxide, leading to negligible impact on transient behaviour.
It is therefore assumed that the back device has no signiﬁcant eﬀect on the total device
behaviour. Thus the initial analysis for the STAG model proceeds as for bulk MOSFETs,
although as we shall see, the core model presented here will include one additional eﬀect
not seen in other treatments. The model described below is for a n-channel device, though
a similar analysis can be performed for a p-channel device if the polarity of the voltages
and the direction of currents are reversed.
It should be noted that because we are dealing with SOI technology, we will be explicitly
referring to the front gate of the device. Thus, for instance, we will talk about Cof, the
front gate oxide capacitance per unit area. In a bulk device, this would be simply the gate
oxide capacitance per unit area (usually denoted by Cox).
2.2 Channel Current
Fig. 2.1 shows a schematic of an SOI MOSFET and the direction of the displacement
variables used in this analysis. Using standard assumptions (unipolar device, inﬁnitesi-
mally thin inversion layer, single direction of current ﬂow [2–4]), the charge sheet model
expression for a MOSFET may be obtained
ICH(y) = −W s(y) qc(y)
dψs(y)
dy
+ W s(y) φt
dqc(y)
dy
. (2.1)
where ICH is the channel current, W is the channel width,  s is the surface mobility of
the carriers, qc is the channel charge per unit area, ψs is the surface potential, and φt is
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the thermal voltage, given by
φt =
kBT
q
(2.2)
where kB is Boltzmann’s Constant, T is the temperature, and q is the charge on an elec-
tron.
Using the electron continuity equation [2,3] and neglecting recombination and generation
currents means dICH
dy = 0 for all y, yielding
ICH =
W
L
 
−
  ψsL
ψs0
 s(y) qc(y)   dψs + φt
  qL
q0
 s(y)   dqc
 
(2.3)
where L is the channel length, and ψsL and ψs0 are the surface potentials at the drain
and source end of the channel respectively. At this point we adopt the eﬀective mobility
approximation [5]. Although the mobility  s is a complicated function of a carrier’s postion
in the channel, we assume for now that  s can be represented by a constant value at some
average gate and drain ﬁeld. The dependence of mobility on the transverse and lateral
electric ﬁelds will be reintroduced into the model in Chapters 3 and 4. Equation (2.3)
may now be expressed as [6]
ICH =
W
L
 s
 
−
  ψsL
ψs0
qc(y)   dψs + φt
  qL
q0
dqc
 
(2.4)
15where q0 and qL are the values of the channel charge at the source and drain.
In order to evaluate this expression, we need to do two things. We need to derive an
expression for the surface potential ψs as a function of the terminal voltages, and we need
to deﬁne the channel charge qc in terms of the suface potential. We can then evaulate
both quantities at the source and drain. We begin by obtaining an expression for qc.
2.3 MOS Capacitor Structure
Our treatment of the MOS capacitor will include one element not usually considered [2–4].
We will be assuming the presence of a polysilicon layer, which, under the right conditions,
can be depleted close to the polysilicon/gate oxide interface. Figure 2.2 shows the struc-
ture under consideration. It is the same starting point used by Arora to formulate his
treatment of polysilicon depletion [7]. Arora’s method used a surface potential based app-
proach, but his expression for the voltage drop across the depleted polysilicon region was
then used to modify the standard threshold voltage expression, a common approach at
that time. Indeed, some subsequent model implementations, such as the one by Gildenblat
et al [8], have not used Arora’s treatment as a starting point because it assumes a ﬁxed
surface potential in strong inversion; this assumption is not very accurate. Instead, the
approach used in [8], and in most other surface potential models, is to treat the eﬀects of
polysilicon depletion as a perturbation to the core surface potential treatment. We will
show here that it is entirely appropriate to use Arora’s original expression, with suitable
modiﬁcations, and that furthermore, the eﬀect can be readily incorporated into the core
surface potential model itself, without loss of accuracy.
We shall begin by deriving the expression for ψp, the voltage drop across the depleted
polysilicon region. The treatment proceeds in the same way as in [7]. We begin by
applying Gauss’ Law and the potential balance equation across the front gate oxide, to
give the following relation
VGfB = VFB + ηsψs(y) + ψp(y) −
qtot(y)
Cof
(2.5)
where VGfB is the front gate-body voltage, VFB is the front ﬂat band voltage, qtot is
the total charge density in the body of the device, Cof is the front gate capacitance per
unit area, and ηs accounts for the inﬂuence of the fast surface states at the silicon-oxide
interface as follows
ηs = 1 +
qDitf
Cof
(2.6)
with Ditf denoting the fast surface state density, as per the STAG2 model [6].
Equation (2.5) is similar to the standard MOS capacitor expression [2,3], with an ad-
ditional term ψp denoting the voltage drop across the polysilicon depletion region. A
16ψp(y) =


 
ω +
γ2
p
4
−
γp
2


2
(2.11)
2.4 Channel and Body Charge
The channel charge, consisting of mobile carriers, and the immobile depletion charge,
together constitute the total charge density in the active region of the PD SOI MOSFET.
This relationship may be expressed as
qtot = qc + qb (2.12)
where qc denotes the inversion charge (also known as the channel charge) density, and
qb is the depletion charge (body charge) density. The body charge expression is very
straightforward; this is analogous to the bulk charge in a standard MOSFET and (by
using the depletion approximation) is generally taken to be [2,3]
qb(y) = −γsCof
 
ψs(y) (2.13)
with γs being the silicon body factor, given by
γs =
√
2qǫsiNB
Cof
(2.14)
The channel charge expression is slightly more complicated, and deviates from the standard
form that is generally used [2,3], due to the presence of the polysilicon depletion layer.
We ﬁrst substitute Equation (2.11) into Equation (2.5) to obtain the following relation for
the total charge density
qtot(y) = −Cof

γp
 
ω +
γ2
p
4
−
γ2
p
2

 (2.15)
Combining Equations (2.12), (2.13), and (2.15) then yields an expression for qc
qc(y) = −Cof

γp
 
ω +
γ2
p
4
−
γ2
p
2
− γs
 
ψs(y)

 (2.16)
We can compare this with the widely-used expression for the channel charge (note that ηs
is assumed to be set to unity (zero fast suface state density) in the literature)
qc(y) = −Cof
 
ω − γs
 
ψs(y)
 
(2.17)
Equations (2.13) and (2.16) provide the exact expressions for the body and channel charge.
However, it is standard practise [2,3], to linearise these expressions with respect to the
surface potential, in order to make the model more mathematically tractable. It can
be seen that under the standard model, the only non-integer power term arises from
the square root dependency of the body charge. In the new STAG3 model however, a
18second square root term has been introduced into the channel charge due to the addition
of the polysilicon layer. Taking a ﬁrst order Taylor expansion of Equation (2.13) and
Equation (2.16) around some arbitary point ψst0, we obtain the following
qb(y) ≈ qb0 − Cofδsγs(ψs(y) − ψst0) (2.18)
qc(y) ≈ qc0 − Cof (δsγs + δpγp)(ψs(y) − ψst0) (2.19)
where qb0 and qc0 are qb(y) and qc(y) evaluated at the point ψs = ψst0
qb0 = −γsCof
 
ψst0 (2.20)
qc0 = −Cof

γp
 
ω +
γ2
p
4
−
γ2
p
2
− γs
 
ψst0

 (2.21)
and δs and δp are given as
δs =
1
2
√
ψst0
(2.22)
δp =
1
2
 
ω +
γ2
p
4
(2.23)
We limit ourselves to a ﬁrst order expansion only, in order to keep the expressions simple
when developing the rest of the model. Because of this, Equations (2.22) and (2.23) give
poorer accuracy at higher drain voltages. We would therefore like to ﬁnd a way of improv-
ing these expressions so that our linearised charges more closely match the exact values.
Let us ﬁrst consider δs, since this is a well-researched problem, and numerous empirical
schemes have been devised to improve matching between the approximate and exact forms
for qc [3]. The problem can be seen in Figure 2.3; the approximated channel charge drops
below zero, and is oﬀset from the exact value in the strong inversion regime. We have
set Np, the polysilicon doping concentration, to 1024cm−3, in order to make the inﬂuence
of polysilicon depletion, and hence the impact of δp, negligible. In order to improve the
accuracy of δs, it has been decided to retain the form used in STAG2 [6]
δs =
1
2
√
1 + ψst0
(2.24)
Note that this expression is well conditioned even when ψst0 = 0. The improvement in
accuracy is also shown in Figure 2.3.
We now turn our attention to δp. In Figure 2.4, we have plotted the approximated channel
charge, but this time using the modiﬁed version of δs from (2.24). Furthermore, we have
set Np to 1019cm−3, for which appreciable polysilicon depletion will occur. This allows us
to evaluate the accuracy of (2.23). It can be seen that the approximated channel charge is
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Figure 2.4: Comparison of two channel charge approximation methods, with
polysilicon depletion included (VDS = 1.8)
greatly overestimated. Since no other published compact models incorporate polysilicon
depletion directly into the surface potential equations, there is no previous work which
addresses this issue. However, it has been found empirically that good matching can be
20achieved if the denominator is adjusted in the following way
δp =
1
2
  
1 − Msp
γs
γp
  
ω +
γ2
p
4
  (2.25)
where Msp is an empirical ﬁtting parameter. It has been found that for all the technolo-
gies studied in this work, a value of Msp = 0.8 gives good results. The improvement can
be seen in Figure 2.4. The general form of (2.25) means that it becomes equal to (2.23)
in the limit γp ≫ γs (i.e. for negligible polysilicon depletion). As γp approaches γs, the
empirical factor acts to reduce the denominator, leading to an overall reduction in the
channel charge and hence greatly improved accuracy.
Having obtained an accurate approximate expression for the channel charge, we will now
write it in the same simple form used in STAG2 [6]
qc(y) = −Cof [VGT − αψs(y)] (2.26)
where
α = δsγs + δpγp (2.27)
VGT = −
qc0
Cof
+ αψst0 (2.28)
Note that VGT and α are deﬁned diﬀerently to [6], as a result of adding the polysilicon
depletion term.
2.5 Channel Current as a function of Surface Potential
Substituting (2.26) into (2.4) results in
ICH =
W
L
 sCof(f(ψsL) − f(ψs0)) (2.29)
with
f(ψs) =
 
VGBT −
α
2
ψs
 
ψs (2.30)
where
VGBT = VGT + φtα (2.31)
All that now remains is for the estimate ψst0 (used for the charge linearisation) and the
surface potentials at the source and drain ends (ψs0 and ψsL) to be found.
2.6 Low Field Surface Potential Model
In most modern circuits, the accumulation region (VGfB < VFB) is seldom used. By
neglecting this region, the expression for the channel charge obtained by solving the one
21dimensional Poisson’s Equation (applied across the interface between gate oxide and the
body) can be simpliﬁed to [2]
qc(y) = −γsCof
  
ψs(y) + φt exp
 
ψs(y) − 2φF − Vcb(y)
φt
 
−
 
ψs(y)
 
(2.32)
where φF is the Fermi potential of the device, and Vcb is the channel potential, with
Vcb(0) = Vsb and Vcb(L) = Vdb. By setting Equation (2.32) equal to the exact expression
for the channel charge, Equation (2.16), and rearranging, we obtain an expression for the
surface potential
γ2
p
γ2
s

ω(y) +
γ2
p
2
− γp
 
ω(y) +
γ2
p
4

 = ψs(y) + φt exp
 
ψs(y) − 2φF − Vcb(y)
φt
 
(2.33)
This is an implicit equation, and no exact closed form solution for the surface potential
can be derived. Again, because of the inclusion of the polysilicon layer, Equation (2.33)
diﬀers from the classic expression frequently cited in the literature [6,9,10], given below
 
Vg − ηsψs
γ
 2
= ψs(y) + φt exp
 
ψs(y) − 2φF − Vcb(y)
φt
 
(2.34)
However, the basic problem is the same in both cases; an implicit equation requires time-
consuming iterative cycles to solve, and to avoid this we need to employ some method of
approximation to obtain a closed-form expression. As was discussed in Chapter 1, not all
compact models opt for this approach. Some instead solve the implicit equation iteratively,
trading speed for accuracy [9,13,14]. However, one of the key aims when developing STAG3
has been to retain closed form expressions, since simulation of large analogue circuits is
very time-intensive. We therefore turn our attention to analytical approximation methods.
Earlier surface potential-based models tended to use empirical techniques to solve the
implicit equation. One possibility is to store pre-calculated solutions in a 2-D array and
using interpolation for points in between stored values [15]. However, the model requires
the partial derivatives of ψs (which are needed for the Newton-Raphson technique em-
ployed by most circuit simulators) to be derived numerically, thus consuming additional
CPU time. Another approach is the approximation of the solution using cubic spline
functions [16]. This method is more eﬃcient computationally as the derivatives can be
obtained analytically, but it only guarantees continuity of derivatives up to second order.
The use of a function which approximates the true solution to Equation (2.34) has been
proposed for standard MOSFETs [17,18]. The technique involves ﬁnding asymptotic solu-
tions in the sub-threshold and strong inversion regions and then joining them in a smooth
manner. Unfortunately, the proposed function in [18] posesses a discontinuous ﬁrst deriva-
tive, while the function presented in [17] possesses continuity up to the ﬁrst derivative only.
22Subsequent implementations in models such as STAG [6], and the University of Eindhoven
model [19] have used inﬁnitely diﬀerentiable expressions to avoid this problem. As stated
by Chen and Gildenblat [10], these implementations are typically accurate to within 2-
3mV. This is certainly acceptable for DC simulation work, but can result in deviations
from the iterative solution when calculating transconductances in moderate inversion. To
improve the matching, a new analytical method is presented for the SP compact model
in [10]. Rather than match two asymptotic approximations, the approach taken here is
to approximate the entire solution, resulting in improved accuracy in medium inversion
(typical deviations have been found to be of the order of just 10nV).
While the accuracy of the STAG3 low ﬁeld model could have been improved by using the
same approach as [10], the practical beneﬁt was not judged to be worth the eﬀort of imple-
menting a completely new algorithm. While it is one thing to obtain precise matching to
the implicit surface potential equation, several other factors come into play when trying to
accurately simulate the moderate inversion regime in a real MOSFET device. Of particu-
lar importance are high ﬁeld eﬀects such as mobility degradation (covered in Chapters 3
and 4) and quantum mechanical eﬀects (discussed in Chapter 5). Neither of these types
of eﬀect can be modelled with the precision seen in [10], and we can realistically expect
the total error from all sources to be of the order of at least a few tens of mV, at least
prior to optimisation of model parameters. Any low ﬁeld deviation in medium inversion
of a few mV is therefore likely to be relatively unimportant.
2.7 Surface Potential Determination
We will begin by dividing our treatment into two parts: subthreshold and strong inver-
sion. In each case, we will look at how to simplify Equations (2.33) into an analytical
form which is accurate for the region under consideration. Once that has been done for
both cases, we will construct a single, continuous, and closed-form expression which gives
a good approximation for the surface potential over the whole range of terminal voltages.
2.7.1 Subthreshold
In this region, the channel charge is negligible compared with the body charge, and ψs is
almost constant. Denoting ψs(y) by the constant ψss, and setting qtot ≃ qb = −γsCof
√
ψss,
we can obtain a modiﬁed version of Equation (2.5) valid under these conditions
Vg = ηsψss + ψp + γs
 
ψss (2.35)
where
Vg = VGfB − VFB (2.36)
Note that ψp is no longer position dependent. We can expand out Equations (2.10) and
23(2.11) and obtain a new subthreshold expression for ψp
ψp = Vg − ηsψss +
γp
2
− γp
 
Vg − ηsψss +
γp
4
(2.37)
Substituting Equation (2.37) into Equation (2.36) and rearranging leads to
γp
2
+ γs
 
ψss = γp
 
Vg − ηsψss +
γp
4
(2.38)
If we now square both sides of Equation (2.38) and factorise, we obtain a quadratic in
√
ψss
 
γ2
s
γ2
p
+ ηs
 
ψss + γs
 
ψss − Vg = 0 (2.39)
Taking the positive quadratic root, we obtain
ψss =
 
−
γs
2Ksp
+
 
γ2
s
4K2
sp
+
Vg
Ksp
 2
(2.40)
where
Ksp =
γ2
s
γ2
p
+ ηs (2.41)
Note that ψss is the saturation potential for the charge sheet model without the linearisa-
tion of the body charge. This is because ψss is the solution for qc = 0 with qb = −γCof
√
ψs.
Problems can occur if the term inside the square root becomes negative, but note that
if Vg < 0 then Equation (2.33) is not valid (the accumulation condition was speciﬁcally
excluded in order to simplify the one dimensional solution of Poisson’s equation). How-
ever, during Newton-Raphson iterations, the gate voltage may venture into this region.
Therefore, the following equation is used to ensure that Vg remains positive.
Vgy = φt ln
 
1 + exp
 
Vg
φt
  
(2.42)
and Vgy is used instead of Vg in Equation (2.40).
2.7.2 Strong Inversion
In strong inversion, the condition ψs > 2φF + Vcb is met. Looking at Equation (2.33), it
can be seen that under this condition, the exponential term is dominant. We can therefore
obtain a closed form approximation by setting the other terms of ψs in Equations (2.10)
and (2.33) equal to some value φB. We can thus obtain the following expression
γ2
p
γ2
s

ωsinv +
γ2
p
2
− γp
 
ωsinv +
γ2
p
4

 = φB + φt exp
 
ψsinv − 2φF − Vcb
φt
 
(2.43)
and
ωsinv = Vg − ηsφB (2.44)
24Here ψsinv is the approximated strong inversion potential. A simple rearrangement of
Equation (2.43) yields the following result
ψsinv = 2φF +Vcb +φt ln



1
φt

γ2
p
γ2
s

ωsinv +
γ2
p
2
− γp
 
ωsinv +
γ2
p
4

 − φB + φt)




 (2.45)
where a factor φt has been added so that ψss = ψsi when the following standard threshold
condition is met
VGfB = VFB + φB + γs
 
φB (2.46)
Of course, we are still left with the problem of deciding the value to set φB. The obvious
choice, used in STAG2 [6], is to set φB = 2φF + Vcb. This is a good approximation when
looking at the strong inversion region, but there is a loss of accuracy in the moderate inver-
sion region. An alternative expression, proposed by van Langevelde [20], has a functional
dependence on VGfB, rather than a constant value. The constant value φB is replaced by
ψ∗, where
ψ∗ = 2φF + Vcb +
ψss − 2φF − Vcb  
1 +
 
ψss−2φF−Vcb
4φt
 2
(2.47)
The inclusion of the additional term in Equation (2.47) causes the surface potential in
moderate inversion to decrease more gradually, so that it follows the exact iterative solu-
tion much more closely.
In [20], it was found that Equation (2.47) need only be applied to one term of the surface
potential expression for good accuracy to be obtained. Similarly, it has been found that
for the new STAG3 formulation, we need only modify our expression for ωsi, by replacing
φB with ψ∗. We can therefore conclude our strong inversion treatment with our ﬁnal
expression for ψsinv.
ψsinv = 2φF + Vcb + φt ln



1
φt

γ2
p
γ2
s

ωsinv +
γ2
p
2
− γp
 
ωsinv +
γ2
p
4

 − (2φF + Vcb) + φt





(2.48)
where
ωsinv = Vg − ηs



2φF + Vcb +
ψss − 2φF − Vcb  
1 +
 
ψss−2φF−Vcb
4φt
 2



 (2.49)
2.7.3 A Single Piece Model
Equations (2.48) and (2.49) provide the basis for our development of a continuous expres-
sion for the device surface potential ψs. As was done for [20], we would like to deﬁne a
25function f which gives a smooth transition between the sub-threshold surface potential
ψss and 2φF + Vcb. In [20], the following expression was used
f = 0.5
 
ψss + 2φF + Vcb −
 
(ψss − 2φF − Vcb)
2 + 4ǫ2
 
(2.50)
where ǫ is a smoothing function and is set equal to φt. However, it was found that using
this expression led to poor accuracy in the subthreshold region. In order to correct this,
we instead use an exponential transform, similar to those used in STAG2.
f = ψss + φt ln


1 + exp
 
−(2φF+Vcb)
φt
 
1 + exp
 
ψss−(2φF+Vcb)
φt
 

 (2.51)
The exponential helps ensure that f becomes much closer to ψss in subthreshold, compared
to Equation (2.50). The next step is to simply replace all occurrences of 2φF + Vcb with
f in Equations (2.48) and (2.49).
ψst = f + φt ln



1
φt

γ2
p
γ2
s

ω +
γ2
p
2
− γp
 
ω +
γ2
p
4

 − f + φt




 (2.52)
where
ω = Vg − ηs

 
f +
ψss − f
 
1 +
 
ψss−f
4φt
 2

 
 (2.53)
However, it was found that yet another transform needed to be applied in order to get
acceptable subthreshold characteristics. We therefore introduce ftrans
ftrans =
1
1 + exp
 
ψss−(2φF+Vcb−6φt)
6φt
  (2.54)
We apply this to the logarithmic term in Equations (2.52), since this is associated with
the strong inversion region, and we would this term to quickly become negligible in sub-
threshold. The 6φt in the numerator and denominator of the exponent ensures a smooth
transition in the region just below strong inversion. Thus we obtain our ﬁnal surface
potential expression
ψst = f + (1 − ftrans)φt ln



1
φt

γ2
p
γ2
s

ω +
γ2
p
2
− γp
 
ω +
γ2
p
4

 − f + φt




 (2.55)
Equation (2.55) is valid for long devices where the eﬀects of velocity saturation can be
neglected. For the source end, this equation provides a very good estimate of the true
surface potential, and so it is used for the estimate ψst0, i.e.
ψst0 = ψst(VGfB,VSB) (2.56)
26Similarly, we can obtain an expression for the drain end
ψstL = ψst(VGfB,VDB) (2.57)
Having reached this point, we have now developed a complete surface potential model for
the low ﬁeld case. High ﬁeld eﬀects such as quantum eﬀects and mobility degradation
complicate the picture considerably, and these will be looked at in detail over the next
three chapters.
2.7.4 Intrinsic Channel Current Expression
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Figure 2.5: Comparison of subthreshold characteristics using STAG3 and
Eindhoven models. It can be seen that the Eindhoven model gives a non-
physical subthreshold slope.
It only remains now to complete our development of the intrinsic channel current expres-
sion. Looking back at Section 2.5, we can see that it is simply a case of substituting
Equation (2.56) and Equation (2.57) into Equation (2.29) to obtain an intrinsic drain
current equation without high ﬁeld eﬀects
ICHint =
W
L
 0Cof(f(ψstL) − f(ψst0)) (2.58)
where  s has been replaced by  0, the low ﬁeld mobility.
In Figure 2.5 we plot the channel current logarithmically as a function of gate voltage,
for a drain voltage of 0.1V . We have also plotted the equivalent result for the Eindhoven
27model, which is obtained by replacing Equation (2.51) with Equation (2.50), and setting
ftrans = 0. It can be seen that the new STAG3 expression exhibits more physical be-
haviour in the subthreshold region.
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29Chapter 3
High Field Eﬀects 1: Mobility
Model
3.1 Introduction
Probably the single most important development in the understanding of carrier mobility
in silicon inversion layers came in 1979, due to the work of Sabnis and Clemens [1]. They
showed that plotting carrier mobility versus eﬀective vertical ﬁeld resulted in a single
universal curve at high electric ﬁelds, independent of impurity concentration or substrate
biasing. Deviations from this universal curve are seen to occur at low ﬁelds.
A great deal of work has been done to improve understanding of the physics of inver-
sion layer mobility in MOS structures [2–6]. In particular, there is much interest within
the numerical simulation community in developing more accurate mobility models [7–10].
Some of this work is too mathematically complex to be reduced into a convenient form
for compact models, but it is useful to understand the main mechanisms behind mobility
degradation. It is widely accepted [2,3,11] that there are three main scattering mecha-
nisms which impose a vertical electric ﬁeld dependence on the inversion carrier mobility.
These are: phonon scattering, surface roughness scattering, and Coulomb (ionised impu-
rity) scattering. Let us brieﬂy examine each in turn.
Surface phonon scattering can be considered as making a separate contribution to that of
the acoustic phonons associated with scattering in bulk carrier transport. This scatter-
ing mechanism has been theoretically calculated as having a dependence on the inversion
charge qc with a factor of proportionality of 1/3, provided that the inversion charge dom-
inates over the body charge (i.e. qc ≫ qb) [5]. Since this condition corresponds to strong
inversion, and since qc is proportional to the eﬀective vertical ﬁeld Exeff in this operating
regime, this translates to a 1/3 power dependence of the surface phonon mobility degra-
dation as a function of the electric ﬁeld. This relation has been subsequently conﬁrmed
experimentally [2]. This mechanism is more evident in older device technologies, where
Coulomb scattering is relatively unimportant, allowing phonon scattering to dominate at
lower gate voltages. As the vertical eﬀective ﬁeld increases, surface roughness starts to
30take over, since it has a stronger ﬁeld dependence.
Surface roughness scattering is the result of carriers scattering from imperfections in
the Si/SiO2 interface, and typically becomes dominant at electric ﬁelds in excess of
0.5MV/cm [9]. It has been found experimentally to have approximately a linear depen-
dence on the transverse electric ﬁeld for holes, and a square dependence for electrons [2],
although the exact relation is dependent on the quality of the oxide interface [9]. In mod-
ern deep sub-micron devices, the required ﬁeld strength is present almost immediately
above threshold, so that surface roughness becomes important across the whole gate bias
range. We would therefore expect phonon scattering to have a relatively minor impact on
the characteristics of deep sub-micron devices.
Coulomb scattering is due to ionised impurity atoms in the channel region and oxide. It
is more evident in highly doped devices, since these have more ionised impurities to cause
scattering events. Furthermore, the eﬀect is most pronounced in the region below thresh-
old, when the inversion charge density is too small to screen the ionised impurities. Devices
whose carriers undergo strong Coulomb scattering can be expected to exhibit large mo-
bility degradation at low gate voltages. Mobility degradation due to Coulomb scattering
has been found empirically to have an inverse square dependence on the eﬀective electric
ﬁeld [2].
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Figure 3.1: Graph showing functional dependencies of diﬀerent scattering
mechanisms on eﬀective vertical electric ﬁeld
31The combined eﬀect of these diﬀerent scattering mechanisms on the mobility is shown
in Figure 3.1. It can be seen that each mechanism has more inﬂuence in certain regions
of device operation, and we can also expect the technology generation to be a factor as
well. In older device technologies, we would expect phonon scattering to dominate at
low gate voltages, before gradually giving way to surface roughness scattering. In more
highly doped deep sub-micron devices, we would expect surface roughness scattering to
be evident at or close to threshold, where it would compete with Coulomb scattering.
At higher gate voltages, surface roughness would be the dominant mechansim. Any ef-
fects of phonon scattering would be likely to be conﬁned to a small region of operation
just as strong inversion was reached, so that Coulomb scattering centres would be screened
by free carriers, while surface roughness wouldn’t yet dominate over the other mechanisms.
3.2 Compact Mobility Models
Having established that inversion carrier mobility is a complicated function of the vertical
ﬁeld, the ﬁrst issue that arises is how to mathematically describe the average eﬀective
vertical ﬁeld, Exeff, as seen by the carriers in the inversion channel. A commonly used
expression is
Exeff(ψs) =
fc qc(ψs) + fb qb(ψs)
ǫSi
(3.1)
Note that we have indicated that Exeff is a function of surface potential, and hence of
channel position, due to its dependence on the charges qc and qb. It is common practise
for compact models to set fb and fc to constant values; fb to 1, and fc to 0.5 for electrons
and 0.33 for holes [12–15]. The real situation is somewhat more complicated. In one fre-
quently cited study, Takagi et al. [16] showed experimentally that fc should only be equal
to 0.5 for electrons moving in the <100> direction. In the <110> and <111> it is instead
appropriate to use a value of 0.33.
A theoretical treatment by Krutsick and White [17], showed that it is more appropriate
to write Exeff as
Exeff(ψs) =
fcqc(ψs) +
 
1 − ∆zI
xd
 
qb(ψs)
ǫSi
(3.2)
where ∆zI is the inversion layer centroid (the average distance of the carriers from the
Si/SiO2 interface), and xd is the depletion layer width. This accounts for the fact that
quantum eﬀects cause the inversion layer to move further from the interface, once the
transverse electric ﬁeld becomes suﬃciently strong. In the classical low-ﬁeld/high temper-
ature limit, ∆zI → 0, in which case Equation (3.2) becomes equivalent to Equation (3.1)
in the case fb = 1. This is discussed in further detail in Chapter 5.
32This early work was taken further by Vasileska, Ferry et al. [7]. They were able to show
a dependence of fc and fb on the level of impurity doping, and went on to conclude that
the doping proﬁle could have an additional eﬀect on fb.
The second issue to be addressed is to ﬁnd an appropriate expression relating mobility
to the ﬁeld. At one time, it was commonplace for circuit simuators to rely on the classic
empirical relation [18,19]
 xeff =
 0
1 + αθExeff
(3.3)
where  0 is the bulk mobility,  xeff is the vertical ﬁeld degraded eﬀective mobility, and
αθ is a ﬁtting constant. This semi-empirical relation is a simple linear expression, and so
provides a high degree of mathematical tractability when formulating model equations.
Having a simple mobility relation is helpful when formulating a compact model, since it
is highly desirable to have closed form expressions, in order to avoid undesirable iterative
algorithms. However, this convenience comes at the expense of accuracy, and while it has
been found to give reasonable results for longer channel devices (above 1 m), the model
becomes increasingly inaccurate as devices are scaled down into the sub-micron region.
Work undertaken during the course of this study has shown that the standard mobility
model, in conjunction with established extraction techniques [19,20], can lead to diﬀerences
of up to 50% between extracted and optimised values of the mobility model parameters.
Even after optimisation, it was diﬃcult to obtain adequate curve ﬁts across the full range
of device geometries and bias conditions, using a single parameter set. Indeed, it has often
been found necessary to extend parameter optimisation beyond those model parameters
directly associated with the mobility expressions. For this reason, the inclusion of various
second order short channel eﬀects can improve the ﬁt, whilst at the same time compen-
sating for (and thus concealing) shortcomings in the mobility model. Needless to say, this
is something which is best kept to a minimum in a physical model. Second-order eﬀects
can always be accounted for empirically, but if they are added to a sound core model,
then there is a reduced likelihood of overlap between the diﬀerent parts of the model and
diﬀerent groups of parameters.
Because of the mathematical convenience of using Equation (3.3), some channel compact
models have been content to use what really amounts to a long channel mobility expres-
sion [14,21]. Other models have employed ﬁtting parameters to improve the accuracy; the
Motorola model [22] and the BSIM3 model [23] are two examples. While this is an improve-
ment, such expressions still try to lump contributions from several scattering mechanisms
together, and so they still lack a physical basis. It needs to be appreciated that mobility
degradation is a ﬁrst-order eﬀect, with a major impact on device characteristics, and so
any short-cuts taken in simulating this aspect of device behaviour can potentially have
33serious repercussions for the overall usefulness of the model.
Although expressions have been devised which incorporate the main physical mobility
scattering mechanisms [2,24], it was not until quite recently that attempts started to be
made to incorporate more physical models in circuit simulators [12,13]. The next logical
step-up from the inverse linear relation is to add an extra term to account for the strong
contribution of surface roughness scattering at high electric ﬁelds. This can be accounted
for quite easily by making the denominator a quadratic expression.
 xeff =
 0
1 + θ1Exeff + θ2E2
xeff
(3.4)
This expression is used in several models [25,26]. It is still essentially an empirical ap-
proach, since θ1 and θ2 are treated as ﬁtting parameters and no attempt is made to relate
them to the physical scattering mechanisms. One of these models, LETISOI [26], has one
further term in the denominator which is proportional to the depletion charge at thresh-
old, and which therefore provides a measure of the contribution from Coulomb scattering.
However, this term is constant and thus does not account for the charge screening by the
inversion layer. In fact, one consistent trend among all but the most recent generation
of compact models is a tendency to attach little importance to the Coulomb scattering
contribution. This can lead to errors around threshold, where the Coulomb scattering
term, while not necessarily dominant, is certainly non-negligible (see Figure 3.1).
A compact MOSFET model by the University of Eindhoven, designed speciﬁcally for accu-
rate modelling of distortion analysis, [12] was among the ﬁrst compact models to feature a
mobility model that explicitly included some of the physics of inversion layer carrier scat-
tering. Surface roughness and phonon scattering mechanisms are included, but Coulomb
scattering is not. This has probably been omitted to make the equations easier to solve,
and in any case is less important to them, since their model concentrates more on accuracy
in strong inversion. Nevertheless, the model is quite physical as a result of these inclusions,
especially since additional empirical measures are taken to improve the ﬁt to experimental
data [27].
More recent models have included more sophisticated expressions for the mobility degra-
dation. The HiSIM model includes the three scattering components described in this
chapter [28]. The PSP model combines the surface roughness and phonon scattering com-
ponents into a single adjustable power term, together with a separate Coulomb scattering
term [29].
343.3 STAG Mobility Model
The new work with the STAG3 model is intended to make certain key improvements to the
original STAG model. The old linear model used in STAG2, described in Equation (3.3),
has been replaced by a physical mobility model, one which includes a functionally correct
Coulomb scattering term, in addition to the phonon and surface roughness contributions.
The basic intention is that the new STAG3 mobility expression could be used to reconstruct
a complete mobility curve, including both the universal and non-universal components de-
picted in Figure 3.1.
In order to incorporate the new mobility model into the surface potential treatment intro-
duced in Chapter 2, it is necessary to deﬁne some new quantities. Since it would be too
complicated to try and model the mobility degradation as a function of channel position,
we will take the standard approach of applying an averaged value along the entire channel.
We therefore start by obtaining expressions for the channel and body charge, averaged
along the channel.
qbav =
1
ψsL − ψs0
  ψsL
ψs0
qb(ψs)dψs (3.5)
qcav =
1
ψsL − ψs0
  ψsL
ψs0
qc(ψs)dψs (3.6)
Substituting Equation (2.18) into Equation (3.5) and Equation (2.26) into Equation (3.6)
qbav = γsCof
  
ψst0 +
δs
2
[ψsL − ψs0]
 
(3.7)
qcav = Cof
 
VGT −
α
2
[ψsL + ψs0]
 
(3.8)
Finally, we can use Equation (3.1) to deﬁne the averaged vertical electric ﬁeld in terms of
qbav and qcav.
Exav =
(fcqcav + fbqbav)
ǫsi
(3.9)
We can now use these averaged values to relate the contribution of each scattering mechan-
sim directly to the surface potential at the source and drain. We shall now examine the
form of each scattering term. In the following sections, α is used to denote a model
parameter.
353.3.1 Phonon Scattering
The generally accepted dependence of phonon scattering on vertical ﬁeld in a MOS inver-
sion layer is given by [2].
 ph ∝ E
−1/3
xeff (3.10)
According to [30], it is appropriate to use an inverse linear temperature dependence for
 ph.
 ph ∝ T−1 (3.11)
The phonon contribution can thus be modelled as
Gph = αphE1/3
xav
 
1 +
∆T
T
 
(3.12)
3.3.2 Surface Roughness Scattering
Surface roughness scattering starts to dominate over phonon scattering at higher gate
voltages. While the power dependence of this scattering mechanism is somewhat inﬂuenced
by the interface quality and gate material [9], the most commonly used expression for
electron scattering at the oxide interface is
 sr ∝ E−2
xeff (3.13)
Although [9] found that  sr should vary with temperature, the dependence is expected to
be very weak. We will therefore neglect the temperature term.
Gsr = αsrE2
xav (3.14)
3.3.3 Coulomb Scattering
This scattering contribution is most dominant close to the threshold voltage, since scat-
tering due to ionised impuries is greatly reduced by the screening of the inversion layer at
higher gate voltages. It has been found empirically that the magnitude of the scattering
term is inversely proportional to the channel charge density [2]. In order to obtain a more
numerically stable expression, the approach taken by Villa et al [8] was adopted. Since
the emphasis is on deriving an accurate expression around threshold, at low inversion
charge densities, a non-degenerate version of (10) in [8] was derived. This then leads to
an expression of the form:
36 cou =
 ∗
NB   Lth
  F3  
 
1 +
Lth
F   Ls
 2
(3.15)
Some explanation of the terms in this equation is required before we go any further. Firstly,
as can be seen by considering the units of the expression,  ∗ is actually the unscreened
mobility per scattering centre per unit area. The Coulomb scattering limited mobility  cou
is inversely proportional to the impurity doping concentration (which we take to be the
body doping concentration NB), and also Lth, which is the characteristic ”thermal length”
of the carriers for a given average thermal energy kBT. This is treated as a constant, and
at room temperatures, Lth = 25˚ A [8]. The term in brackets represents the increase in
mobility due to screening of scattering centres by the inversion layer, with Ls being a
characteristic screening length.
The F3 term is included to account for the eﬀects of degeneracy. F is deﬁned as ratio
between the Debye-H¨ uckel length LDH and the eﬀective screening length.
F =
Ls
LDH
(3.16)
The reason for there being a cubic term in (3.15) is that the degeneracy has a dual eﬀect
on the mobility. Firstly, it increases the average electron momentum. Consequently, the
thermal length Lth, which is the inverse of the electron wavevector, is decreased by a factor
F. Secondly, it also increases the electron kinetic energy, from kBT to F2KBT , so that
 ∗ is also increased by the same factor.
However, we need to simplify the expression given in (3.15). To do this, we need to con-
sider that the main reason for including the Coulomb scattering model in the ﬁrst place
is so as to improve the accuracy of the mobility model close to the threshold region, since
it is only here that it is comparable to the other scattering contributions. In other words,
we are only interested in the non-degenerate case, and are less concerned with accuracy
further into the strong inversion region, where degeneracy might occur. With this in mind,
we can very simply obtain a non-degenerate version of (3.15) by setting F = 1.
 cou =
 ∗
NB   Lth
 
 
1 +
Lth
Ls
 2
(3.17)
We can also apply the non-degenerate condition to Ls, which from equation [8] gives
Ls = LDH =
2ǫsikT
q2Nc
(3.18)
37Since qc = qNc, we can substitute Equation (3.18) into Equation (3.17)
 cou =
 ∗
NB   Lth
 
 
1 +
Lthqqc
2ǫsikT
 2
(3.19)
 cou =
 ∗
NB   Lth
 
 
1 +
qc
qs0
 2
(3.20)
 cou ∝
 
1 +
qc
qs0
 2
(3.21)
where qs0 is some characteristic charge density associated with the screening of the inver-
sion layer.
 cou ∝ T (3.22)
Gcou = αcou
NB  
1 + ∆T
T
 
 
qs0
qs0 + qc
 2
(3.23)
3.3.4 Complete Model
Finally, we need to combine the eﬀects of the diﬀerent scattering mechanisms in such a way
that we are left with an averaged value for the channel mobility, expressed as a function of
the electric ﬁeld (and hence of the surface potential). By far the most common approach
is to use Matthiessen’s rule [2,3,8,11–13,16,24,30–36], which gives an expression of the
form
 xeff =
 
1
 ph
+
1
 sr
+
1
 cou
 −1
(3.24)
While the application of Matthiessen’s rule to this problem is certainly mathematically
convenient, the validity of doing so isn’t straightforward from a device physics point of
view. The rule is only valid in the case where scattering occurs through short-range, lo-
cal events. In such a case, each scattering mechanism is unaﬀected by the others, and
the total scattering rate can be expressed as the sum of the individual scattering rates
from each mechanism. However, if a given scattering mechanism has a long-range com-
ponent, this can be inﬂuenced by scattering events due to other mechanisms, in which
case the diﬀerent mechanisms cannot be treated separately. In this case, the mechanisms
are considered to be coupled, and using Matthiessen’s rule to combine their scattering
contributions becomes invalid.
38A few studies have examined the degree to which Matthiessen’s rule can be legitimately
applied to the problem of determining carrier mobilities in silicon inversion layers. The
ﬁrst in-depth study was conducted by Lee et al [3], and examined the relation between
surface roughness and phonon scattering mechanisms (at the time of the study, Coulomb
scattering was less relevant, since channel doping was not as high as today). It was found
that Matthiessen’s rule could be used to accurately combine the contributions from these
two mechanisms, provided that the eﬀects of inter-valley scattering were also accounted
for. The occupancy of these diﬀerent energy valleys is a complicated function of the elec-
tric ﬁeld, but the main trends can be qualitatively described. At low vertical electric ﬁelds,
the carrier population is fairly equally distributed among all the available energy valleys,
which include longitudinal valleys (high eﬀective mass and hence low mobility) and trans-
verse energy valleys (low eﬀective mass, high mobility). At suﬃciently high ﬁelds, the
population redistributes into the high mobility transverse valleys; of course this increase
in the mean carrier mobility must be set against the increase in phonon and surface rough-
ness scattering.
The basic upshot of this is that Matthiessen’s rule seems to be valid way of combining
the scattering contributions due to surface roughness and surface phonons. The fact that
account must also be taken of energy valley populations is a separate issue; it doesn’t
say anything about the interaction between diﬀerent scattering processes, but rather in-
dicates that there is an additional functional dependence between mobility and electric
ﬁeld - beyond that introduced by each process - which needs to be taken into account in
an accurate physics-based model. It is however rare for a compact model to address this
issue. To the author’s knowledge, only the University of Eindhoven compact model has
explicitly acknowledged the ﬁndings of [3], attempting to account for this eﬀect through
an empirical modiﬁcation to the standard Matthiessen’s rule expression [12].
A second, more recent study by Ishihara and Sano [37] provides a detailed theoretical treat-
ment examining the coupling between the phonon and Coulomb scattering mechanisms.
Among other ﬁndings, it was concluded that it is more valid to apply Matthiessen’s rule
in some regions of device operation than others. Speciﬁcally, when the inversion charge
is relatively high, it is expected that the high carrier charge concentration will screen
out the eﬀects of phonon scattering. As a result the two scattering mechanisms will be
uncoupled, and Mattiessen’s rule is valid. In contrast, for low charge concentrations,
there will be a coupling between phonon scattering and Coulomb scattering, such that the
Coulomb potential is eﬀectively cut oﬀ by phonon scattering. This is unfortunate, since
in strong inversion surface roughness is the dominant scattering mechanism, and any er-
rors in the Coulomb and phonon contributions would be less important anyway. Instead,
using Matthiessen’s rule means that the error will be greatest at low gate ﬁelds, which
is exactly where we would like an accurate prediction for these two scattering mechanisms.
In summary, there are two factors which might introduce errors when using Equation (3.24),
39assuming that our expressions for each scattering contribution are accurate. The ﬁrst is
that coupling between scattering processes might render Matthiesssen’s rule invalid. There
have only been a limited number of studies in the literature, so it is very diﬃcult to ob-
tain a complete overview on this, but we have seen that we can certainly expect this for
Coulomb and phonon scattering at low gate ﬁelds. The second factor is the eﬀect of energy
valley re-population as we move from low to high gate ﬁelds.
The vertical ﬁeld limited eﬀective mobility  xeff is given by
 xeff =
 0
1 + Gph + Gsr + Gcou
=
 0
Gv
(3.25)
where Gph, Gsr, and Gcou are the contributions due to phonon, surface roughness, and
Coulomb scattering respectively.
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43cerain point, quickly reached in modern sub-micron devices, the lateral electric ﬁeld be-
comes too large for its inﬂuence to be ignored.
Figure 4.1 shows how a high lateral ﬁeld aﬀects device operation. In Figure 4.1 a), we
depict a NMOS device, biased in strong inversion. The channel extends all the way to the
drain, and the drain surface potential is simply ψstL. In Figure 4.1 b), we show the same
device, but with the drain voltage increased to the point where velocity saturation of the
carriers has occured. The channel now terminates before reaching the drain; the surface
potential at this point is ψsLsat, the drain saturation surface potential. This concept of a
saturation surface potential was ﬁrst published in [1], and was used in the original STAG2
model [2].
In eﬀect, ψsLsat is the maximum value that ψsL can attain in the model. Assuming that
VDS ≥ 0, the surface potential at the drain end cannot be less than that at the source
end, being ψs0 ≈ ψst0. Also, if no velocity saturation eﬀect were to be included, then the
drain saturation potential would be attained when the channel charge density qc vanishes.
Using these criteria and the linearised channel charge expression in Equation (2.19), the
upper bound of the saturation potential is found to be V GT
α . Therefore, the saturation
potential including high ﬁeld mobility eﬀects is deﬁned in STAG2 as [2]
ψsLsat = ψst0 +
Ψ
S
(4.1)
where 1 < S ≤ ∞, and Ψ = (VGT/α)−ψst0. In the limit of no velocity saturation (S = 1),
ψsLsat = (VGT/α), whilst in the limit of excessive velocity saturation (S → ∞), ψsLsat
tends asymptotically to ψst0. Thus, it is ensured that ψsLsat is limited to a physical range
of values.
4.2 Modelling Velocity Saturation
The STAG model uses an expression for the channel current ICH of the form:
ICH =
WCof
L
 eff [f (ψsL) − f (ψs0)] (4.2)
where  eff is the total eﬀective mobility, and f(ψs) is given by (2.30). Most compact
models, including STAG, take the same basic approach to modelling  eff. The following
empirical relation is commonly used [3–6]
45grounds that it makes the mathematics more tractable, with vsat usually being employed
as a ﬁtting parameter. Various groups have made attempts to resolve this issue. Tak-
ing the case of electron mobility, around which the majority of previous work has been
centred, Assaderaghi et al. found a value for vsat of around 8.5 × 106 cms−1, and for β
of 1.4 [3]. Roldan et al. concluded that the optimum value for vsat was 1.1 × 107cms−1,
and that β was not a constant but was itself a function of Eyeff [4]. A more recent, and
possibly more rigorous, study by Hoyniak et al. found that a unity value for β gave the
best experimental ﬁt for both NMOS and PMOS devices, but that vsat was somewhat
lower than most other literature values, at 4 × 106cms−1 [5]. A distinguishing feature of
this work is that the range of Eyeff over which the ﬁtting was performed exceeds that of
any previous study by a factor of 5-10. Such a large range is indeed required if the whole
operating range of a deep-submicron device is to be accounted for; furthermore the results
seem to indicate that neglecting the upper part of the Eyeff range may very well lead to
an overestimation of both vsat and β.
The source of all this confusion has been put down to numerous reasons, including diﬀer-
ences in extraction technique, diﬀerent deﬁnitions of vsat, and diﬀerent technologies being
examined. This last one is particularly problematic, since other short-channel eﬀects can
easily aﬀect the results unless they are properly accounted for in the model, and these
eﬀects can vary considerably between diﬀerent technologies. One possible source of error
which has received little discussion is that the velocity saturation model and its param-
eters is closely tied to the vertical ﬁeld model. As was discussed in Chapter 3, vertical
ﬁeld models have evolved considerably over the past 5-10 years, and quite a number of
variations are now in use. This lack of consistency, coupled with the general failure to
provide details of the vertical ﬁeld expressions, makes rigorous evaluation of the published
literature very diﬃcult.
4.3 STAG Lateral Field Model
4.3.1 Series Resistance
STAG2 already provides the facility to model source and drain series resistance exter-
nally. However, these external resistances introduce two internal nodes into the devices
MOSFET sub-circuit model. This is acceptable when simulating small circuits or simple
devices, but with larger circuits we might expect simulation time to increase signiﬁcantly.
Furthermore, apart from the algorithms introduced to scale the series resistances auto-
matically with device width (discussed in Chapter 7), these nodal resistances are constant,
quite independent of terminal bias.
With the emergence of drain engineered devices such as Lightly Doped Drain (LDD) MOS-
FETs, the series resistance can have a strong dependence on the drain and particularly
the gate bias. In order to model this dependence, and also to eliminate superﬂuous inter-
47nal nodes, a new internal model was introduced [7], with separate equations for RS and RD.
RS = RSint
 
1 +
aR1
aR2 + VGfB − VFB
 
(4.6)
RD = RDint
 
1 +
aR1
aR2 + VGfB − VFB
 
(4.7)
where RSint, RDint, aR1, and aR2 are ﬁtting parameters. RSint and RDint are inversely
proportional to W. Adding the source and drain contributions gives the total series resis-
tance fR (note that because fR appears in the denominator of some equations later in this
chapter, RSint and RDint are set by default to a small, non-zero value to avoid numerical
problems).
fR = RS + RD (4.8)
Finally, again following the approach in [7], we include the series resistance contribution
as a term in the denominator of the mobility expression. Equation (3.25) is therefore
modiﬁed to become
 xeff =
 0
Gv + fR
(4.9)
4.3.2 Velocity Overshoot
So far, our discussion of carrier mobilities have assumed that the device is operating under
the standard drift-diﬀusion model for carriers. In other words, the carriers are in thermal
equilibrium with the silicon lattice, exchanging energy with it as they undergo scattering
events. The maintenance of this thermal equilibrium is what causes the drift velocity of
the carriers to be restricted to a particular maximum value, which we already know as the
saturation velocity.
In deep sub-micron devices, however, the electric ﬁelds become suﬃciently strong that
the drift-diﬀusion model no longer fully applies. The carriers receive enough energy from
the lateral electric ﬁeld that they remain out of thermal equilbrium with the lattice. The
carriers are now said to be undergoing ballistic transport. The result is an increase in the
device transconductance, which exceeds the theoretical maximum value applicable to a
drift-diﬀusion only model. The eﬀect is termed velocity overshoot.
In order to model this eﬀect, we start with the treatment given in [8]. The increase in the
local ﬁeld-deﬁned velocity in the drift-diﬀusion model, vD, is given by
48v = vD
 
1 +
kBT eff0
qvsatEyeff
dEyeff
dy
 
(4.10)
At high values of Eyeff, vD approaches vsat. We can therefore apply Equation (4.10) to
vsat to obtain an new eﬀective value which we will call vsat vo
vsat vo = vsat
 
1 +
kBT xeff
qvsatEyeff
dEyeff
dy
 
(4.11)
We now need to ﬁnd expressions for Eyeff and
dEyeff
dy . For this, we use the following
standard expressions [9]
Eyeff =
(ψsL − ψs0)
L
(4.12)
dEyeff
dy
=
avo (ψsL − ψs0)
L2 (4.13)
where avo is a constant of propportionality. Substituting Equations (4.12) and (4.13) into
Equation (4.11) gives
vsat vo = vsat + avo
kBT xeff
qL
(4.14)
We now lump the various constants into a single model parameter λvo
vsat vo = vsat + λvo
 xeffT
L
(4.15)
Finally we need to simply the expression by replacing  xeff with  0
vsat vo = vsat + λvo
 0T
L
(4.16)
4.3.3 Final Expression
We need to obtain an expression for  eff in terms of the surface potential. Most of the
work has already been done; all we have to do is to substitute  xeff and Eyeff, from
Equations (4.9) and (4.12) respectively, into Equation (4.5), and replace vsat with vsat vo
from Equation (4.16). Simplifying then yields the following expression
49 eff =
 0
Gv
  
1 +
 
µ0(ψsL−ψs0)
Gv(vsatL+λvoµ0T)
 2 
+ fR
(4.17)
4.4 Calculation of Saturation Surface Potential
The standard approach to solving ψsLsat is to equate it to the drain surface potential at
which the channel current turns over (reaches saturation) [10]. Therefore, ψsL = ψsLsat
when the following condition is met:
∂ICH
∂ψsL
= 0 (4.18)
If ψsLsat is over-estimated, it can result in a non-physical rollover of the channel current [1].
Figure 4.3 shows the eﬀect of this on the device characteristics. Problems can occur even
if the over-estimation is just a few mV. So, while it is therefore important to ensure that
ψsLsat is calculated as accurately as possible, we must give the highest priority to ensuring
that our value does not even slightly over-estimate the exact solution of Equation (4.18).
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Figure 4.3: Plot of channel current against gate voltage, showing the non-
physical behaviour that occurs if the saturation surface potential is overesti-
mated.
It is interesting to note that little coverage is given to the determination of ψsLsat in
the literature. Older empirical models did not have to worry about this, being piece-
50wise models which often contained discontinuities at the boundaries between operating
regimes. Early surface potential models were often formulated using simple expressions,
so that (4.18) yielded a quadratic expression for ψsLsat [1,11]. But newer models employ-
ing more complex mobility relations cannot go down this route without sacriﬁcing some
of their accuracy. One possibility is to approximate with a series expansion, but there is
not necessarily any guarantee that the resulting expression will avoid the roll-over problem.
Another approach is to retain the eﬀect of vertical ﬁeld degradation when calculating ICH,
but neglect it when calculating ψsLsat [7]. This has the beneﬁt of avoiding roll-over; be-
cause vertical mobility degradation acts to delay the onset of saturation, and thus raises
the drain surface potential at which it does occur, removing it from the calculation ensures
that the approximate solution for ψsLsat will always be lower than the exact solution of
Equation (4.18). Because the Gv term in Equation (4.17) is being set to 1, the only func-
tional dependence on ψsL comes from the velocity saturation term (the second term in the
denominator). The result of the diﬀerentiation, after making suitable approximations, is
therefore an easily solvable quadratic equation.
Without further ado, let us proceed with the treatment for obtaining ψsLsat in the STAG3
model. We will make the popular assumption that β should be set to 1 for PMOS and 2
for NMOS in Equation (4.5), and we will consider the more complex case of β = 2.
Attempting to directly substitute Equations (4.2) and (4.17) into Equations (4.18) leads
to a very complicated expression. This is because Gv in (4.17) has a complex functional
dependence on the surface potential (due to there being three contributing terms: Gsr,
Gph, and Gcou). We would like to simplify the mathematics, but we would prefer not to
completely ignore the eﬀects of vertical ﬁeld degradation by setting Gv to 1 as in [7]. A
compromise is to replace Gv with Gv0, the mobility reduction factor at the source end of
the channel. Since we are now using ψs0, the surface potential at the source, instead of
the average surface potential along the channel, Gv0 will be a constant, and will not vary
with ψsL. In other words
∂Gv0
∂ψsL
= 0 (4.19)
Thus we can simplify the mathematics considerably, whilst still getting some kind of esti-
mate for the eﬀect of the vertical ﬁeld in delaying the onset of velocity saturation. Since
the magnitude of Gv0 is less than Gv, we still ensure that our approximate ψsLsat will be
lower than the exact solution of Equation (4.18). Hence, we are guaranteed to avoid roll-
over, though our error will be smaller than [7]; clearly, using Gv = Gv0 is more accurate
than simply setting Gv = 1.
If we set Gv = Gv0 in Equation (4.17), we can then re-write Equation (4.2) in the form
51ICH =
WCof
L
 0
yGv0 + fR
[f (ψsL) − f (ψs0)] (4.20)
where
ysat =
 
1 +
 
 0 (ψsL − ψs0)
Gv0 (vsatL + λvo 0T)
 2
(4.21)
If we now apply Equation (4.18) to Equation (4.20), we obtain the following
dICH
dψsL
=
WCof
L
 
 eff
df (ψsL)
dψsL
+
d eff
dψsL
[f (ψsL) − f (ψs0)]
 
= 0 (4.22)
Of course, we need to derive expressions for
df(ψsL)
dψsL and
dµeff
dψsL . From Equation (2.30), it
can easily be seen that
df (ψsL)
dψsL
= VGBT − αψsL (4.23)
Similarly, we ﬁnd that
d eff
dψsL
=
− 0
(ysatGv0 + fR)2
 
Gv0
dy
dψsL
+
dGv0
dψsL
ysat
 
(4.24)
where from Equation (4.21)
dysat
dψsL
=
 2
0 (ψsL − ψs0)
G3
v0 (vsatL + λvo 0T)
2
 
G2
v0 −
dGv0
dψsL
(ψsL − ψs0)
 
        G2
v0 (vsatL + λvo 0T)
2
G2
v0 (vsatL + λvo 0T)
2 +  2
0 (ψsL − ψs0)
2 (4.25)
If we substitute Equation (4.23) and Equation (4.24) into Equation (4.22), we get
 0
ysatGv0 + fR
(VGBT − αψsL)
−
 0
(ysatGv0 + fR)
2
 
Gv0
dysat
dψsL
+
dGv0
dψsL
ysat
 
[f (ψsL) − f (ψs0)] = 0 (4.26)
Now multiply both sides by
y
µ0 (yGv0 + fR)
2 and apply Equation (4.19)
52 
y2
satGv0 + ysatfR
 
(VGBT − αψsL) − ysatGv0
dy
dψsL
[f (ψsL) − f (ψs0)] = 0 (4.27)
When Equation (4.27) is expanded out, we ﬁnd that we now have only a single term
containing a fractional power of ψsL. We therefore take a Taylor expansion of ysatfR, and
then solve the resulting polynomial. Since ψsL = ψsLsat at roll-over, we introduce it now
in place of ψsL.
ψ3
sLsat + a1ψ2
sLsat + a2ψsLsat + a3 = 0 (4.28)
where
a1 = −3ψs0 +
2
 2
0
 
Gv0 (vsatL + λvo 0T)
2
 
zsatfR (4.29)
a2 = 3ψ2
s0 +
2
 2
0
 
Gv0 (vsatL + λvo 0T)
2
  
Gv0 + ysatfR − zsatfR
 
ψss +
VGT
α
  
(4.30)
a3 = −ψ3
s0 −
2
 2
0
 
Gv0 (vsatL + λvo 0T)
2
  VGT
α
[Gv0 + ysatfR − zsatfRψss] (4.31)
and
zsat =
 2
0 (ψsL − ψs0)
ysatG2
v0 (vsatL + λvo 0T)
2 (4.32)
The problem with deriving ψsLsat in this way is that it does not ensure that ψsLsat remains
in the physical range discussed in Section 4.1 (ψst0 ≤ ψsLsat ≤ V GT
α ). Attempts to use
this formulation in STAG3 resulted in non-physical results and numerical evaulation er-
rors. In particular, problems were encountered when the body potential was greater than
the source and drain potentials (VSB ≤ VDB < 0).
In order to resolve this problem, we use Equation (4.1) to conﬁne ψsLsat to a physical range
of values, just as was done in STAG2. We substitute Equation (4.1) into Equation (4.28),
multiply by S3, and simplify to obtain the following cubic equation in S
S3 + a1S2 + a2S + a3 = 0 (4.33)
where
53a1 = Asat − 1 (4.34)
a2 = −Asat (4.35)
a3 = −Asat
 
GvsatΨ
2Gv0fRC1
 
(4.36)
and
Asat =
fRC1Ψ
Gv0 + fR (C0+C1 [ψss − ψst0])
(4.37)
C0 =
 
1 +
Gvsat(ψss − ψst0)
2
Gv0
(4.38)
C1 =
Gvsat (ψss − ψst0)
C0Gv0
2 (4.39)
Using Equation (4.33)-(4.39) allows us to compute S in a robust manner. Converting to
ψsLsat is simply a matter of using S in Equation (4.1). We shall return to the inclusion of
ψsLsat in our surface potential model at the end of Chapter 5, once our high ﬁeld treatment
has been concluded.
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55Chapter 5
High Field Eﬀects 3: Quantum
Mechanical Model
5.1 Introduction
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Figure 5.1: Representation of a quantum well formed by strong conduction
band-bending close to the silicon-oxide interface. The lowest three quantised
energy levels are also shown.
As devices have been scaled down into the deep-submicron regime, it has been necessary
to increase the doping of the silicon layer in order to control threshold voltage and to
suppress short-channel eﬀects. This has in turn led to an increase in the vertical electric
ﬁeld being applied across the inversion layer. With increased doping levels, it becomes
possible for the gate ﬁeld to be suﬃciently strong - even around the inversion threshold -
to induce signiﬁcant band-bending in the conduction band (or valence band in the case of
56holes) close to the silicon-oxide interface. When the width of the conﬁning potential be-
comes comparable with the thermal de Broglie wavelength of the carriers in the inversion
channel, those carriers ﬁnd themselves subject to quantum mechanical conﬁnement in the
direction perpendicular to the interface [1]. In eﬀect a quantum well is created between
the interface and the conduction band. This situation is illustrated in Figure 5.1.
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Figure 5.2: Comparison of the classical and quantum mechanical distribution
of inversion layer electrons as a function of depth into the silicon. zCL and
zQM give the average distance of electrons from the silicon-oxide interface in
each case.
This quantisation of the inversion layer carriers leads to two important eﬀects, both of
which arise from basic quantum well theory. The ﬁrst is that the perpendicular compo-
nent of the carrier energies can no longer take on a continuum of values, but instead are
restricted to certain quantised states. The lowest of these energy states, the ground state,
does not lie on the conduction band, but is displaced by some energy value ∆Eg. Since
carriers now require more energy to enter the conduction band, and hence contribute to
the inversion charge, we see a reduction in the inversion charge density for a given surface
potential [2]. This can also be viewed as an eﬀective increase in the threshold voltage [3–5].
The second eﬀect relates to the distribution of carriers within the inversion layer. It is
usual for compact models to assume that the charge sheet model [6] is valid. In other
words, the inversion charge consists of an inﬁnitessimally thin conducting layer located at
the silicon-oxide interface. This is consistent with the classical nature of the assumptions
underlying these models. In a conﬁned system, it is no longer valid to assume that the
entire carrier population is located at the interface. Instead, it is distributed through the
57quantum well, and the centroid is displaced away from the interface by some distance
∆zI [2]. This quantity was introduced in Equation (3.2), and results in an eﬀective in-
crease in the gate oxide width [3,4].
Figure 5.2 depicts the situation for electron distribution in the semi-classical and quantum
mechanical regimes. In situations where quantum eﬀect are ignored, it is assumed that
∆zI = ∆zCL. Furthermore, it is often common practice to assume that ∆zCL = 0 - in
other words that the entire carrier population is located in an inﬁnitesimally thin charge
layer located at the silicon-oxide interface. This assumption is acceptable for situations
where tof ≫ ∆zQM, since the eﬀective increase in the oxide thickness is small compared
to the real value. However, in modern MOSFET devices, tof is typically only a few nm,
while ∆zQM has a ﬁeld dependent value which is of the order of ∼1nm. Thus, it now
becomes preferable to set ∆zI = ∆zQM.
Another diﬀerence of the quantum conﬁnement model compared to semi-classical one is
depicted in Figure 5.3. Here we plot the density of states (DOS) for the electron population
in a NMOS inversion layer against the carrier energy (with the x-axis origin taken as Ec,
the semi-classical value of the bottom of the conduction band). We see that the classical
DOS distribution is a continuous function that begins at Ec. In contrast, the quantum
mechanical distribution matches a 2-D step-like DOS proﬁle, corresponding to a number
of discrete subbands, each of of which has constant electron occupancy over the energy
range pertaining to that subband [2]. In the literature related to quantum conﬁnement of
the inversion layer, many treatments begin with the assumption that the inversion layer is
operating in the electrical quantum limit, when all the inversion carriers occupy the lowest
subband. This occurs in the limit of high electric ﬁelds and low operating temperatures,
such that the thermal carrier energy kBT is small compared to the separation between the
subbands. In real devices this assumption is generally not valid, resulting in errors when
predicting deviations from the semi-classical case.
Note that Figure 5.3 is only intended to give a idea of the qualitative diﬀerences between
the 3-D and 2-D DOS proﬁles. For more precise proﬁles, together with a more detailed
treatment of the inﬂuence of how changes in the DOS structure inﬂuence device behaviour,
references such as [7] should be consulted.
5.2 Quantum Theory of MOSFET Inversion Layers
Much of the work in this area uses results from a few early papers which developed
approximate expressions to determine the quantized energy states in a MOS inversion
layer [1,2]. A lengthy but comprehensive review paper gives extensive background on
these and other early studies [8]. Due to the complexity of many real quantum systems,
it is usual for self-consistent computational calculations to be employed. Where a high
degree of accuracy is needed, this holds true for silicon inversion layers as well. However,
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Figure 5.3: Representation of the density of states (DOS) for 2D and 3D
electron distributions
given some approximations, it is possible to reduce the complexity to the point where
analytical expressions can be obtained for important quantities. In one early paper by
Stern [2] two methods are summarised which have yielded particularly useful results for
subsequent work. These are the triangular potential approximation and the variational
method.
5.2.1 Triangular Potential Approximation
Strictly speaking, the band bending created close to the interface follows a parabolic curve.
Accurate results are obtained when simultaneously solving the Schrodinger and Poisson
equations using a parabolic potential proﬁle [9]. However, numerical iteration is needed
to arrive at the solution. The same is true if a logarithmic potential is used instead [10].
A useful simpliﬁcation is to replace the parabolic potential with a triangular one. This
permits an analytical solution, if a second simplifying assumption is also made - that the
interface is an inﬁnite barrier. In other words. it is assumed that there is no penetration
of the carrier wavefunction into the oxide.
Under these assumptions, the expression for the energy of a particular quantised state is
found to be [2]
Eij =
 
¯ h2
2mi
 1/3  
3
2
πqExeff
 
j +
3
4
  2/3
(5.1)
where Exeff is the eﬀective vertical gate ﬁeld deﬁned in Equation (3.1), Eij is the jth
59energy level in the ith valley (referring to the energy bands), and mi is the eﬀective mass
in that valley. Since Eij is expressed relative to the bottom of the conduction band, we
can ﬁnd ∆Eg by setting it equal to the lowest energy state
∆Eg = E10 =
 
¯ h2
2m1
 1/3  
9
8
πqExeff
 2/3
(5.2)
While the triangular well approximation is an appealing prospect because it oﬀers closed-
form solutions, the question must be asked: how much accuracy is being lost? Let us
consider the inﬁnite barrier approximation ﬁrst. A recent study by Kauser et al [11] has
showed that this is a valid assumption, with the associated error being typically no more
than a few percent. We can therefore treat this as an acceptable simpliﬁcation. However,
the triangular well approximation itself is more of a problem. Using this simpliﬁed proﬁle
leads to a signiﬁcant loss of accuracy in the case where the inversion charge density is
comparable with the body charge density [2]. This is unfortunate, since it means that
the greatest loss of accuracy occurs in strong inversion, exactly where quantum eﬀects
have the most pronounced eﬀect on device behaviour. The treatment is still accurate in
depletion and weak inversion, since here the inversion charge density is too small to per-
turb the potential away from the triangular case. A study by Ma et al [12], in which an
analytical triangular well solution was compared with a numerical simulation based on the
parabolic model, demonstrated that the shift in surface potential was very similar in both
cases. However, the triangular well treatment did show poorer accuracy when calculating
the inversion layer charge centroid at high gate overdrives (i.e. well into strong inversion),
where the error was as high as a factor of 2 or more.
The work described in [12] raises another point. The triangular well approximation does
not actually give a convenient result for the position of the peak inversion charge. In fact,
only the initial solution of the Schrodinger equation to obtain the wavefunctions and en-
ergy states was done analytically for the triangular case in [12]. Numerical calculation was
then used to determine the inversion charge centroid. Obviously this must be considered
a major disadvantage from a compact modelling perspective.
5.2.2 Variational Method
Having looked at the triangular potential approximation, let us turn our attention to the
second treatment, which is based on the variational method. Once again it is assumed that
the interface forms an inﬁnite potential barrier. It is also assumed that all carriers reside
in the lowest subband i.e. in the electrical quantum limit when the thermal carrier energy
kBT is small compared to the separation between the subbands. Using this method, ∆Eg
is found to be [2]
∆Eg =
3¯ h2b2
8me
(5.3)
60where b is the variational parameter and is given by
b =
 
12meq
ǫsi¯ h2
 1/3  
qb +
11
32
qc
 1/3
(5.4)
The variational method also provides us with a simple expression for ∆zI, the displacement
of the inversion layer charge centroid away from the silicon-oxide interface [2]
∆zI =
3
b
(5.5)
These results are valid in strong inversion, but lose accuracy in medium and weak in-
version [2]. However, the eﬀects of quantum conﬁnement become less important once we
move outside the strong inversion region of operation anyway; since the carrier density falls
rapidly outside strong inversion, the vertical electric ﬁeld is no longer suﬃciently large to
impose strong conﬁnement on the remaining carriers. From a compact modelling perspec-
tive, it is suﬃcient to achieve an accurate functional dependency in strong inversion, and
then employ some empirical expression to ensure a gradual reduction in the contribution
from quantum mechanical eﬀects.
5.3 Quantum Mechanical Compact Modelling
The variational approach seems to be favoured by several groups interested in constructing
quantum mechanical models suitable for circuit simulation. Pregaldiny et al [13,14] used
Equations (5.3) and (5.4) as the basis for their quantum model of inversion layers. Inter-
estingly, they extended their model to account for accumulation as well, but decided to
use Equation (5.2), since the occupation of the energy levels becomes more complicated in
this case [15]. Since STAG3 does not account for the accumulation regime, this is outside
of the scope of the present work.
Clerc et al also used Equations (5.3) and (5.4) as the basis for their compact model for
direct tunnelling from MOSFET inversion layers [16]. They developed separate models
for weak and strong inversion, the need for accuracy in both regimes being a consequence
of their speciﬁc application for quantum tunelling. Again, this is outside the scope of the
development of STAG3.
When we look at well-established compact models, it can be seen that they tend to adopt
quite simple quantum mechanical expressions. We have seen that there are two main
eﬀects arising from carrier conﬁnement - lowering of the inversion charge for a given gate
voltage, and an increase in the eﬀective gate oxide thickness. What is interesting is that
many compact models will only model one eﬀect or the other, in eﬀect lumping both ef-
fects into the same set of equations. This is probably partly a consequence of a frequently
referenced study by Van Dort et al [4], in which the two eﬀects were lumped into a single
term which was then used to model the threshold voltage shift associated with quantum
61conﬁnement. It was later argued by Ma et al [7] that this approach - taking one eﬀect
relevant to energy space, and another relevant to real space - and lumping them together,
was non-physical, and could lead to signiﬁcant over-estimation of the threshold voltage
shift. This is perhaps too subtle a point to apply to a circuit simulation model, where
rigorously derived constants of proportionality are often converted into ﬁtting parameters,
but it is something to keep in mind as we brieﬂy review the approaches taken by some
of the well-known compact models. We shall include key equations for each model; even
if the treatments are too brief to allow proper comparison, they at least allow the reader
to get a feel for commonly employed expressions. Where appropriate, we will highlight
similarities between these model equations and the equations given earlier in the chapter.
The HiSIM model only models the charge centroid displacement eﬀect, using the assump-
tions of a triangular well and carriers being restricted to the lowest energy subband. The
resulting eﬀective gate oxide thickness is given by [17]
toxeff = tox + α
 
Qb +
11
32
Qi
 −1/3
(5.6)
where α is a ﬁtting parameter, although according to the literature it is deﬁned by
α =
 
48πmeq
ǫsi¯ h2
 −1/3
(5.7)
Clearly the HiSIM model uses the variational method, judging from the form of Equa-
tion (5.6). [17] actually makes no mention of the band-gap widening eﬀect, and refers to
the change in the charge distribution as being the main quantum eﬀect in the inversion
layer. It should be noted that use of Equation (5.6) means that the gate oxide capacitance
is no longer constant, but instead is a function of the body and channel charges, and hence
of the surface potential. Thus the eﬀective gate oxide width would need to be recalculated
for each DC operating point.
The SP (now PSP) model focuses on the other main eﬀect, that of the band gap widening,
and ignores the eﬀective oxide width change. The change in the band gap is handled
through the following semi-empirical expression [18]
∆Eg = kQ
 
(VGB − VFB − ψs)
t2
oxT
 1/3
(5.8)
where kQ is a ﬁtting parameter, and T is the temperature. The term in the brackets
eﬀectively gives a normalised expression for the total charge in strong inversion, which is
where quantum eﬀects are most pronounced. Having determined ∆Eg, the corresponding
change in the surface potential is derived by treating ∆Eg as a small correction to the
standard surface potential expression, and then linearising the result.
625.4 New Quantum Mechanical Model
When developing the quantum model for STAG3, it was decided to include both of the
main quantum eﬀects associated with conﬁnement of the inversion charge. In other words,
two corrections will be made: one to the surface potential to reﬂect the increase in the
band gap, and one to the eﬀective gate oxide thickness to reﬂect the displacement of the
inversion charge away from the silicon-oxide interface. The intention is to provide a degree
of ﬂexibility in how quantum eﬀects are modelled, whilst at the same time keeping as much
of the basic physics intact as possible.
We have already mentioned that quantum eﬀects only start to have a large eﬀect in or
close to strong inversion. Furthermore, one feature of the variational treatment is that
it works well in the electrical quantum limit (i.e. high electric ﬁeld, low temperature),
which corresponds more closely to the strong inversion condition. Let us begin with the
deﬁnition of ∆Eg given in Equations (5.3) and (5.4). In strong inversion, it is valid to write
∆V ≃ ∆Vg =
∆Eg
q
(5.9)
If we now substitute Equations (5.3) and (5.4) into Equation (5.9), and simplify the qc
factor, we obtain the following
∆V ≃
 
8¯ h2
meqǫsi
 1/3  
qb +
1
3
qc
 2/3
(5.10)
We can compare this simple model to the SP model, as in Figure 5.4. We can see that
good matching is obtained in the strong inversion region, but that the diﬀerence increases
below threshold. This behaviour of the SP model is qualitatively correct; the more robust
equations in [18] causes ∆V to tend to zero below threshold. In fact, the way that the
surface potential model for STAG3 has been constructed means that no similar measures
are even necessary. We simply apply our deﬁnition of ∆V directly to the low ﬁeld surface
potential ψst, which we deﬁned in Equation (2.55).
ψstqm0 = ψst0 + ∆V (5.11)
ψstqmL = ψstL + ∆V (5.12)
Now, we recall that we have deﬁned a high ﬁeld saturation surface potential ψstLsat in
Equation (4.1). What is interesting is that the inclusion of mobility and velocity satura-
tion has resulted in a modiﬁed surface potential outside of the strong inversion region only,
whereas our quantum treatment is intended to only give an accurate results inside strong
inversion. Thus the two sections of our surface potential curve have each been modiﬁed
by a separate high ﬁeld eﬀect, and all that remains is to combine them into a single high
ﬁeld expression. We do this by simply taking the smooth minimum of the two curves
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Figure 5.4: Comparison of ∆V for the STAG3 and PSP models. Although
there is close matching between the two expressions when equivalent parame-
ter values are used, PSP displays more physical behaviour in that ∆V moves
towards zero outside of the strong inversion regime.
0
1
2
3
4
5
0 1 2 3 4 5
Gate Voltage (V)
S
u
r
f
a
c
e
 
P
o
t
e
n
t
i
a
l
 
(
V
) ysLsat
ystqmL ysL
ys0
ystqm0
Figure 5.5: Graphical plot of the mathematical transformations used to obtain
ψs0 and ψsL (VDS = 1.8V )
64ψs0 = ψsLsat − 0.5
 
(ψsLsat − ψstqm0) +
 
(ψsLsat − ψstqm0)
2 + 4φ2
t
 
(5.13)
ψsL = ψsLsat − 0.5
 
(ψsLsat − ψstqmL) +
 
(ψsLsat − ψstqmL)
2 + 4φ2
t
 
(5.14)
This mathematical transformation is indicated in Figure 5.5. Having derived the high ﬁeld
values for the source and drain surface potential, we take Equation (5.15), and replace  0
with  eff, ψst0 with ψs0, and ψstL with ψsL, to give the ﬁnal expression for the high ﬁeld
drain current.
ICH =
W
L
 effCof(f(ψsL) − f(ψs0)) (5.15)
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66Chapter 6
Threshold Voltage Model
6.1 Introduction
In a surface potential based model, it is a misnomer to describe part of the model as
a ’threshold voltage model’, since threshold voltage is a somewhat vague and ill-deﬁned
term, and so is not used directly in the model. For this reason, most of the eﬀects described
in this chapter are actually handled by modifying the silicon body factor γs, which in turn
modiﬁes the threshold voltage. That being said, all of the model improvements detailed
in this chapter manifest themselves primarily through a shift in the threshold voltage, and
this term is so widely used that it makes sense to lump them under that heading. The
model improvements dealt with in this chapter are: the eﬀect of non-uniform doping in
the vertical direction, the short channel eﬀect, the reverse short channel eﬀect, and drain
induced barrier lowering.
There are of course a number of other eﬀects which will modify the threshold voltage
and yet are not included in this chapter. They include the polysilicon depletion eﬀect,
and quantum eﬀects. Early theoretical models generally used a threshold voltage shift to
express the impact of these eﬀects on the device behaviour [1,2]. Modern compact models
normally handle these eﬀects by modifying the surface potential [3,4]. As we have seen in
Chapters 2 and 5, this more modern approach has been adopted in STAG3.
The chapter concludes with a detailed look at the way in which the threshold voltage
parameter ties in with the core surface potential model. While the threshold voltage can
deﬁned in a variety of ways, and extracted using numerous diﬀerent methods, we show
that it is possible to quantify and minimise the degree of error involved when relating this
quantity to the well-deﬁned ﬂat band voltage. In this way, we are better able to bridge the
gap between the empirical models frequently used in characterisation and circuit design,
and the more strictly deﬁned models used in modern compact models.
676.2 Modelling of Non-Uniform Doping
Modern MOSFET devices are typically doped by means of ion implantation. It is usually
valid to assume that the result of this and the subsequent high-temperature annealing
stages is a silicon layer containing dopants in an approximately Gaussian distribution
[5]. We have chosen to model this distribution as a combination of two components; a
uniform background doping concentration, and a varying part which follows the Gaussian
distribution
N(x) = N0 + (Nmax − N0)exp
 
(x − Rp)
2
2∆R2
p
 
(6.1)
where N0 is the uniform background dopant concentration, Nmax is the maximum doping
concentration, which occurs at x = Rp, x is the depth into the silicon, measured from the
oxide-silicon interface, Rp is the projected range of the doping implant (modiﬁed by any
subsequent processing stages), and ∆Rp is the standard deviation. Thus, any such proﬁle
can be characterised by 4 parameters: N0, Nmax, Rp, and ∆Rp. In Figure 6.1 we show
two diﬀerent proﬁles corresponding to diﬀerent values of these 4 parameters.
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Figure 6.1: Two example dopant proﬁles. Proﬁle 1: Rp = 100nm, ∆Rp =
590nm, Nmax = 2 × 1017cm−3, N0 = 5 × 1015cm−3. Proﬁle 2: Rp = 80nm,
∆Rp = 40nm, Nmax = 9 × 1017cm−3, N0 = 4 × 1016cm−3.
The ﬁrst curve corresponds to the case where Rp ≫ ∆Rp. In practise this condition is met
when Rp > 3∆Rp. In this case, the doping concentration at the silicon-oxide interface is
equal to N0. We can identify three distinct regions within the silicon layer, as indicated
on Fig. 6.2. We can imagine that as the surface potential ψs (eﬀectively the gate-body
voltage) is increased, the edge of the depletion region, which we shall denote by xd, passes
68through each of these three regions in turn. Region 1 is identical to a silicon layer with
uniform doping N0, and the relation between xd and ψs is given by the standard expression
relating depletion depth to applied voltage
ψs1 =
qN0x2
d
2ǫsi
(6.2)
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Figure 6.2: Proﬁle 1, showing 3 distinct modelling regions.
Once xd reaches the edge of the non-uniform proﬁle (Region 2), things get more compli-
cated. The mathematical derivation for this region is somewhat involved; here we simply
present the result
ψs2 =
q
ǫsi
 
N0x2
d
2
+ (Nmax − N0)∆Rp
  
π
2
RpRerf + Rexp
  
(6.3)
where
Rerf = ∆Rp
 
erf
 
xd − Rp √
2∆Rp
 
+ erf
 
Rp √
2∆Rp
  
(6.4)
and
Rexp = ∆Rp
 
exp
 
−
R2
p
2∆R2
p
 
− exp
 
(xd − Rp)
2
2∆R2
p
  
(6.5)
Note that erf is the error function. We will return to this result several times over the
course of the chapter. For now, suﬃce to say that it is not possible to rearrange (6.3) such
that xd can be obtained in closed-form as a function of ψs. Of course, this is trivial for
69(6.2) (uniform doping case).
Continuing on to Region 3, we see that we can obtain a simpliﬁed expression by applying
the condition xd ≫ Rp to (6.3). We then obtain
ψs3 =
q
ǫsi
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+ ∆Rp exp
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2∆R2
p
   
(6.6)
Before we continue it should be noted that the relation (6.3) governs the behaviour of the
depletion region in all three regions. However, in Regions 1 and 3, it is possible to make
asymptotic simpliﬁcations such that xd can be expressed as a closed-form function of ψs.
It is only in Region 2 that no such simpliﬁcation is possible.
The second proﬁle, shown in Fig. 6.3, corresponds to a case where Rp is comparable to
∆Rp. We can see that Region 1 does not appear, and Regions 2 and 3 are as before. From
a modelling point of view, the two types of proﬁle shown in Figs. 6.2 and 6.3 are the only
two that matter. For ∆Rp ≫ Rp, we ﬁnd that N(x) → Nmax, and hence this case is
trivial.
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Figure 6.3: Proﬁle 2, showing 2 distinct modelling regions (no Region 1).
Our goal is to obtain an accurate closed-form expression which allows us to determine xd
as a closed-form function of ψs. However, an examination of (6.3) reveals two major prob-
lems. The ﬁrst is the transcendental nature of the equation. The second is the presence of
the error function, itself an iterative function. This complexity makes (6.3) unsuitable for
circuit simulation without modiﬁcation [6]. A number of approximate models are outlined
70in [6], many of which rely on breaking the proﬁle into a two region step proﬁle, each with
its own constant value of doping concentration. The most accurate of these early models
is the doping transformation model [7], but while it gives reasonable results, it fails to
capture the true functional dependence of xd on ψs. Furthermore, being a two section
model, mathematical discontinuities are introduced when transitioning between the two
regions, as the eﬀective body factor jumps from one value to another.
It should be noted that many compact models have attempted to circumvent the issue of
modelling Gaussian-type dopant proﬁles. The EKV model uses an empirical expression for
the dopant proﬁle, using a formulation similar to [7], but which removes the discontinuity
in the ﬁrst derivative [8]. However, it is implicitly assumed that the doping concentration
is the body is lower than that at the surface, so this model could not be used to simu-
late a retrograde proﬁle, for instance. The SP compact model, prior to its evolution into
the newer PSP model, employed a single empirical expression with a number of ﬁtting
parameters to account for the eﬀects of a non-uniform doping proﬁle, as well as normal
and reverse short channel eﬀects [9]. This expression was then used to modify the body
factor. In contrast, the PSP model uses a somewhat more physical approach; this time an
empirical expression is used to approximate the proﬁle itself [10]. However, the expression
presented in [10] is speciﬁcally intended to simulate a retrograde-type dopant proﬁle, and
so it can be considered as having the opposite problem to the EKV model. Although it is
stated in [9] that other, more complex expressions can be employed, it is not clear what
these are, how much ﬂexibility they provide, and how many additional parameters are
required.
6.3 New Non-Uniform Doping Model
6.3.1 Approximation of the Error Function
We shall now propose a new model which accurately models Gaussian-type proﬁles, with-
out the need for iterative algorithms. Of the two problems outlined in the last section,
the presence of the error function is the easiest to solve. Although it is an iterative func-
tion, many studies have been made to devise accurate closed-form approximations [11–17].
Many of these studies date back to the 1970s and 1980s, when limited computing power
made numerical iterations even less desirable than today. Probably the most suitable
approximation is given by Menzel [11,12]
erf(a) ≈
 
1 − exp
 
−
4a2
π
 
(6.7)
This equation gives a maximum percentage error of 0.7 percent for all positive values of
a. Clearly we desire similar accuracy for negative values of a (0 < xd < Rp) as well, so
we apply a simple modiﬁer and our xd dependent error function term can now be approx-
imated by
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A look at Fig. 6.4 should be enough to convince the reader that this aspect of the problem
has been handled to a very high degree of accuracy. In Fig. 6.5 the percentage error has
been plotted as a function of the depletion depth, and it can indeed be seen that the error
does not exceed 0.7 percent.
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Figure 6.4: Exact and approximate error functions expressions, plotted vs
increasing depletion depth. Rp = 80nm, ∆Rp = 40nm, Nmax = 9×1017cm−3,
N0 = 4 × 1016cm−3.
6.3.2 Obtaining a Closed-Form Expression for xd
The problem of directly approximating (6.3) with a closed-form expression poses greater
diﬃculties, which is why a diﬀerent approach will be taken. Let us replace (6.3) with the
following equation
ψs =
qNeff(ψs)x2
d
2ǫsi
(6.9)
In writing this equation, we are deﬁning an eﬀective doping concentration Neff(ψs), which
can be obtained through some as yet unspeciﬁed mathematical transformation of the real
doping proﬁle N(x), and which allows us to deﬁne xd as a closed-form function of ψs
through simple rearrangement
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Figure 6.5: Percentage error of the approximate solution shown in Fig. 6.4.
xd =
 
2ǫsiψs
qNeff (ψs)
(6.10)
Just as Equation (6.3) provides us with a universal (albeit intractable) relation, Equa-
tion (6.10) can be used to model the variation of xd with ψs across all three regions. The
key is to somehow determine the correct functional form of Neff(ψs). Fortunately, we
already have some simpliﬁcations to use. Comparison of Equations (6.2) and (6.9) shows
that Neff(ψs) = Neff1 = N0 in Region 1. In Region 3, we can rearrange Equation (6.6)
to give
xd3 =
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Substituting xd3 for xd in (6.9) and rearranging gives
Neff (ψs) → Neff3 (ψs) =
2ǫsiψs
qx2
d3
(6.12)
This leaves us the with the task of ﬁnding a suitable form for Neff in the problematic
Region 2. Rather than attempt any formal mathematical transformation, which would
leave us in no better a position than before, we will opt for an empirical ﬁtting approach
instead. We start by deﬁning our proﬁle, by determining appropriate values of N0, Nmax,
Rp, and ∆Rp. The next step is to deﬁne a suitable range of values for xd, and then using a
73mathematical software simulation tool (Mathcad 7.0 was used for this work) to calculate
the corresponding values of ψs, using Equation (6.3). Having done this we can express
Neff as a function of xd easily enough by rearranging (6.9).
Neff (ψs) =
2ǫsiψs
qx2
d
(6.13)
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Figure 6.6: True doping proﬁle, and eﬀective doping proﬁle corresponding to
Equation (6.9), for Proﬁle 1.
Between Equation (6.13) and the implicit relation given in Equation (6.3), we now have
enough information to plot Neff as a function of ψs, using our mathematical software.
Figs. 6.6 and 6.7 show our two proﬁles, with both the true doping proﬁle N and the
eﬀective proﬁle Neff plotted as a function of xd. In both cases, we have indicated the ap-
proximate boundaries marking Region 2, the area in which we need to achieve an accurate
approximation to Neff. Notice that we have not selected the whole of Region 2 in the
case of ∆Rp = 50nm. It has been found that ﬁtting the curve is more diﬃcult when ∆Rp
has a mid-range value, since Region 2 accounts for a larger range of ψs values than when
Rp ≫ ∆Rp. We therefore avoid trying to ﬁt the part of Region 2 close to the silicon-oxide
interface, since this will be accounted for when we construct our complete closed-form
expression for xd. Also, it should be appreciated that very high levels of accuracy are not
required. This is because, as can be seen in Equation (6.10), xd is dependent on the square
root of Neff, which serves to mitigate any errors in our approximation.
Looking at the selected parts of each curve, it seems that a polynomial approximation
might suﬃce. Remembering that the aim is to fully deﬁne Neff as a closed form function
of ψs, we can test this idea with the following equation
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Figure 6.7: True doping proﬁle, and eﬀective doping proﬁle corresponding to
Equation (6.9), for Proﬁle 2.
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Figure 6.8: Matching of polynomial expression to eﬀective doping proﬁle
(Proﬁle 1).
Neff2 = axd + bxdψ1/2
s + cxdψs (6.14)
where axd, bxd, and cxd are ﬁtting parameters. The xd subscript reminds us that these
parameters relate to our closed-form expression for the depletion depth xd as a function of
ψs. Again, using our mathematical software environment, it is a straightforward procedure
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Figure 6.9: Matching of polynomial expression to eﬀective doping proﬁle
(Proﬁle 2).
to obtain best ﬁt values for these three parameters for any given range. The best ﬁt cases
for our two proﬁles are also indicated on Figs. 6.8 and 6.9. It can be seen that good ﬁts
are obtained for both curves, with a particularly close ﬁt in the case of ∆Rp = 10nm.
Having demonstrated that Equation (6.14) can be used to approximate Neff2, we can
now combine it with the expressions for Neff1 and Neff3 to obtain a complete expression
for Neff across the entire range of ψs. This is achieved through the following expressions
Neff23 = Neff2 − 0.5
 
(Neff2 − Neff3) +
 
(Neff2 − Neff3)
2 + 4ǫ2
23
 
(6.15)
Neffapprox = Neff23 − 0.5
 
(Neff23 − N0) −
 
(Neff23 − N0)
2 + 4ǫ2
12
 
(6.16)
Figs. 6.10 and 6.11 show the matching between Neffapprox and Neff for the two proﬁles.
Neff2 and Neff3 are also shown for completeness. Overall the ﬁt is good, with the most
pronounced deviations occuring well away from the low surface potential region corre-
sponding to actual device operation (VDS = 0.1V ). Thus we can see that a suitable choice
of polynomial ﬁtting constants is suﬃcient to give good ﬁtting.
Finally, having obtained a suitable approximation for Neff, we substitute Neffapprox for
Neff in Equation (6.10), to obtain the ﬁnal expression for xd
xd =
 
2ǫsiψst0
qNeff0
(6.17)
where
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Figure 6.10: Comparison of exact and approximate eﬀective doping proﬁles
for Proﬁle 1.
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Figure 6.11: Comparison of exact and approximate eﬀective doping proﬁles
for Proﬁle 2.
Neff0 = Neffapprox(ψst0) (6.18)
Figs. 6.12 and 6.13 plots the approximate relation between xd and ψs, and compares it
to the exact relation given by Equations (6.3)-(6.5). This time we are restricting the plot
to low values of ψs, which is the relevant region for real device operation. Fitting is very
good, and conﬁrms that the approximation method does indeed work to provide a set of
accurate, analytic expressions which reproduce the eﬀects of a non-uniform doping proﬁle.
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Figure 6.12: Comparison of exact and approximate xd-ψs relation for Proﬁle
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Figure 6.13: Comparison of exact and approximate xd-ψs relation for Proﬁle
2.
6.3.3 Modifying the Body Factor γs
Since we can now express xd as a closed-form function of the surface potential, and hence
of the terminal voltages, we are now in a position to calculate the total depleted body
charge Qb for a non-uniform doping proﬁle under any set of bias conditions.
Qb = −q
  xd
0
N(x)dx (6.19)
And the expression for threshold voltage in the case of a non-uniformly doped device is [6]
78VTH = VFB + ψsi −
q
Cox
  xd
0
N(x)dx (6.20)
From Equation (6.1) we obtain
  xd
0
N(x)dx = N0xd+(Nmax − N0)
 
π
2
∆Rp
 
erf
 
xd − Rp √
2∆Rp
 
− erf
 
−Rp √
2∆Rp
  
(6.21)
= N0xd + (Nmax − N0)
 
π
2
∆Rp
 
erf
 
xd − Rp √
2∆Rp
 
+ erf
 
Rp √
2∆Rp
  
(6.22)
Substituting Equations (6.17) and (6.22) into Equation (6.20) gives
VTH = VFB + ψsi +
qN0
Cof
 
2ǫsiψsi
qNeff (ψsi)
+
q (Nmax − N0)
Cof
 
π
2
Rerf (6.23)
While this is an acceptable way of modifying the classic threshold voltage relation, we
would prefer to express the eﬀect of non-uniform doping by directly modifying the silicon
body factor γs. If we look at the deﬁnition of γs in Equation (2.14), we can see that it is
possible to re-write Equation (6.23) in the following way:
VTH = VFB + ψsi + γs
  
N0
Neff (ψs)
ψsi + (Nmax − N0)
 
πq
4ǫsiN0
Rerf
 
(6.24)
Before we leave this section, a brief discussion concerning parameter extraction is in order.
While great care has been taken to ensure that the STAG3 non-uniform doping model can
be used with any generic Gaussian-type proﬁle, we have seen that there will always be
some part of the proﬁle which is modelled with less accuracy than the others. When ex-
tracting the three ﬁtting parameters, it is important to consider the type of proﬁle, and to
have some idea of what range of values xd can be expected to have, based on the operating
voltages of the device. In this way, greater accuracy can be achieved in the range of interest.
For instance, it is common for MOSFETs to receive a deep high dose implant, in order to
ensure that punch-through and short-channel eﬀects are suppressed, whilst at the same
time keeping the surface doping concentration relatively low, so that the carrier mobility
is not adversely aﬀected by Coulomb scattering from ionised impurities. This would corre-
spond to a proﬁle with a high value of Nmax relative to N0, a large value of Rp, and perhaps
a relatively low value of ∆Rp. It might be found that under normal operating conditions,
the edge of the depletion region passes through the uniformly-doped Region 1, only reach-
ing Region 2 at around the onset of strong inversion. Beyond that point, the relatively
slow increase of xd with respect to ψs (due to screening from the inversion charge), com-
bined with the increased doping, might mean that the depletion region does not actually
penetrate very far into Region 2. In that case, the best accuracy can be achieved by ﬁtting
79parameters to that part of Region 2 which can be depleted, and ensuring an accurate tran-
sition between Regions 1 and 2. The rest of the proﬁle can be largely ignored, though of
course we are always guaranteed good accuracy once the depletion region reaches Region 3.
If the same proﬁle were to be moved much closer to the silicon-oxide interface, so that
now Rp is small, we might ﬁnd that the entire proﬁle has to be accounted for, and so
our approximation would become more diﬃcult. If, for instance, we place less emphasis
on approximating the proﬁle close to the interface, the likely result is that we will get
poorer accuracy in the subthreshold region. But in any case, it has been shown that the
relative error associated with the Region 2 approximation can be kept quite small, and
certainly represents a signiﬁcant improvement on other approximate models such as those
employing step proﬁles.
6.4 Drain Induced Barrier Lowering
The drain induced barrier lowering (DIBL) eﬀect is frequently modelled via an empirical
threshold shift relation [6]. As the STAG model is physically based, an eﬀective ﬂat-band
voltage is introduced instead
V
f
FBeﬀ = V
f
FB −
σ
L
  VDS (6.25)
6.5 Short Channel Eﬀect
The well known short-channel and narrow width eﬀects are modelled via a modiﬁed body
factor [6]
γeﬀ = γs  
 
1 −
∆L
L
 
 
 
1 +
∆W
W
 
(6.26)
where ∆L and ∆W are left as model parameters. The modiﬁed γeﬀ is then used throughout
in the evaluation of the surface potentials. This is identical to the STAG2 equation.
6.6 Reverse Short Channel Eﬀect
In addition to the standard short channel eﬀect described above, it has been found that
for some devices, the threshold voltage displays the opposite behaviour. As the channel
length is decreased, the threshold voltage ﬁrst increases, before decreasing again in the
usual manner. The result is a hump in the threshold voltage versus channel length char-
acteristics. This behaviour is known as the anomalous short channel eﬀect, or the reverse
short channel eﬀect (RSCE) [18,19].
There is strong evidence that the reverse short channel eﬀect is caused by a build-up of
active channel dopant close to the source and drain [20–22]. This is a common occurrence
in sub-micron devices, and has its origin in the high energy implants used to deﬁne the
80source and drain junction regions. The implants cause substantial damage where they are
made, and this region of damage acts as a source of silicon intersititials during subsequent
high temperature annealing stages. It has been shown that these interstitials act as cata-
lysts which promote diﬀusion of dopant ions towards the surface. As a result, the dopant
concentration is greatest around the source and drain regions, and decreases towards the
centre of the channel.
The eﬀect of this dopant pile-up at each end of the channel causes an eﬀective increase
in the average channel doping concentration. The smaller the length of the channel, the
more pronounced the eﬀect will be, hence we see an increase in the threshold voltage as L
decreases. In order to model this eﬀect, we need to calculate Navg, the averaged doping
concentration, and then use this in Equation (6.20).
Navg =
1
L
  L
0
N (y)dy (6.27)
A common assumption when modelling the RSCE is that the dopant proﬁle decreases
exponentially from the source and drain ends of the channel [23,24]. We therefore can
express Equation (6.27) in the following form
Navg =
1
L
  L
0
Nch + (Nrsce(y) − Nch)
 
exp
 
−
y
Lrsce
 
+ exp
 
y − L
Lrsce
  
dy (6.28)
where Nch is the position independent background component of the channel doping,
Nrsce is the maximum value of the position dependent component associated with the
RSCE, and Lrsce is the characteristic length associated with the doping proﬁle. Solving
Equation (6.28), we obtain
Navg = Nch
 
1 + 2
Lrsce
L
 
Nrsce(y)
Nch
− 1
  
1 − exp
 
−
L
Lrsce
   
(6.29)
Figs. 6.14 shows the general form of the resulting proﬁle.
As with the non-uniform doping treatment and short channel eﬀect, we would like to
express this as an eﬀective change in the body factor γs.
γeff = γs
 
1 + ∆RSCE (6.30)
where
∆RSCE = 2
Lrsce
L
 
Nrsce(y)
Nch
− 1
  
1 − exp
 
−
L
Lrsce
  
(6.31)
Figs. 6.15 shows how the new RSCE model can be used to match real threshold voltage-
channel lengths plots. The distinctive RSCE hump is visible at around 0.1-0.25 m. The
STAG3 model does a good job of ﬁtting the experimentally extracted data. SCE ﬁtting
parameters were also included to ensure that the simulated threshold voltage drops beyond
a certain point.
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Figure 6.14: Lateral doping proﬁle from applying Equation (6.31), with
dopant pile-up at the source and drain.
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6.7 Threshold Voltage Extraction Method
Many methods have been proposed to extract the threshold voltage of a MOSFET exper-
imentally [6,25–28]. Irrespective of the extraction technique used, the measured threshold
voltage, VTex, is conventionally set equal to VTH, the threshold voltage corresponding to
the classical criterion for strong inversion [6]
VTH = VFB + ψsi + γs
 
ψsi + VSB (6.32)
82where VFB is the ﬂat band voltage, γs is the body factor, VSB is the source-body voltage,
and ψsi is the surface potential at the onset of strong inversion, usually deﬁned as
ψsi = 2φF (6.33)
where φF is the Fermi potential.
It is generally recognised that VTex will not correspond exactly to VTH; the degree to
which VTex and VTH diﬀer will depend partly on the extraction technique used to ob-
tain VTex. Compact models based on device surface potential avoid such ambiguity by
using the ﬂat band voltage, which has a clear physical deﬁnition, to determine the level
of inversion in a device. However, in practise the ﬂat band voltage is diﬃcult to extract
experimentally, and a common alternative is to extract a value for the threshold voltage
and then obtain the ﬂat band voltage using (6.32). Using an unmodiﬁed value of VTex
in this way will often result in quite large deviations from the correct ﬂat band voltage,
which in turn leads to poor characteristic matching.
We can see the result of such an approach in Figure 6.16. Values for the threshold voltage
have been extracted from measured data using three diﬀerent extraction techniques: the
well-known linear extrapolation technique [6,25,26], a modiﬁed extrapolation technique
which employs the device transconductance [27], and the transconductance change tech-
nique [28]. Simulations were performed in STAG, using the standard relation (6.32), and
compared with the experimental results. It can be seen that the size of the error depends
on which extraction technique is being used, but that none of these techniques give a very
close match to the measured data.
It has been proposed that a more accurate correspondance between the threshold volt-
age and the ﬂat band voltage can be obtained by subtracting several φt from VTex [25].
However, the main objection to this approach is that it lumps all the errors into a single
correction factor, so that it is impossible to separate out diﬀerent contributions to the
threshold shift between VTex and VTH.
We will now examine how the ﬂat band voltage can be more closely related to the measured
threshold voltage by means of a simple physically-based expression. When evaluating our
new threshold relation, we will be using the linear extrapolation technique as a reference
method, since it is a well-known and widely-used technique [6,25,26]. However, before
we look at how the threshold model might be improved, let us ﬁrst examine the existing
relation, and the physical assumptions underlying its derivation.
6.7.1 Standard Threshold Voltage Model
Let us consider the case of a body-tied NMOS SOI MOSFET (VSB = 0), to which a gate
bias VGfB is applied. A small measurement drain voltage VDS is applied to the device.
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Figure 6.16: Drain current versus front gate voltage, simulated using unmod-
iﬁed threshold voltages from three diﬀerent extraction methods, and compared
with measured data.
If we apply Gauss’ law and the laws of charge and potential balance across the front gate
oxide of the device, we get the following standard result [6,25]
VGfB = V
f
FB + ψs(y) −
qtot(y)
Cof
(6.34)
where V
f
FB is the front gate ﬂat band voltage, Cof is the front gate capacitance per unit
area, ψs(y) is the surface potential, and qtot(y) is the total charge density in the silicon.
Note that because we are applying a voltage between drain and source, the surface po-
tential ψs will be a function of the channel position y, as will qtot, since this is itself a
function of ψs. We can simplify the treatment by assuming the VDS is negligibly small,
thus removing the dependency on channel position.
VGfB = V
f
FB + ψs −
qtot
Cof
(6.35)
The total charge density qtot consists of body and channel charge components qb and qc.
qtot = qb + qc (6.36)
The well-known expression for the body charge is used to relate it to the surface potential.
84qb = −Cofγs
 
ψs (6.37)
Substitute (6.36) and (6.37) into (6.35).
VGfB = V
f
FB + ψs + γs
 
ψs −
qc
Cof
(6.38)
The threshold voltage VTH is taken to be the value of VGfB at which the channel enters
the strong inversion regime. At this point, ψs is equal to ψsi, the surface potential at the
onset of strong inversion. It is assumed that at the classical onset of strong inversion, the
gate voltage is still insuﬃcient to generate a signiﬁcant inversion layer, and so we consider
the inversion charge density qc to be negligible with respect to the body charge density
qb.
qc ≈ 0 (6.39)
We can therefore neglect the last term of (6.38). This gives us a general expression relating
V
f
FB to VTH.
V
f
FB = VTH − ψsi − γs
 
ψsi (6.40)
It now only remains to deﬁne the value of ψsi, which under the standard convention is
taken to be equal to 2φF. Substituting this into (6.40) gives
V
f
FB = VTH − 2φF − γs
 
2φF (6.41)
This standard relation is the one used in STAG2 to obtain the ﬂat band voltage from the
value of the threshold voltage used in the parameter set.
6.7.2 Qualitative Features of New Threshold Voltage Model
In order to improve on the existing model, it is necessary to develop a more precise rela-
tionship between an actual extracted value of threshold voltage, VTex, and the ﬂat band
voltage, VFB. To achieve this, several adjustments must be made to the standard treat-
ment. These can be summarised in the following three statements.
1. Since a threshold voltage extraction is made using a non-zero drain voltage, the new
treatment must account for the inﬂuence of a ﬁnite drain voltage on the measured thresh-
old voltage. We will use VDex to designate the drain voltage at which VTex is extracted.
2. The new treatment must also account for the fact that the value of the extracted thresh-
old voltage usually corresponds to a surface potential which has a value greater than 2φF.
This is because most extraction techniques extrapolate from the strong inversion region,
which in reality begins at a higher surface potential than the classical onset point of 2φF.
85We will introduce an empirical parameter, δ0, which expresses the additional surface po-
tential as a fraction of φF. The optimal value of δ0 will vary between diﬀerent extraction
techniques and process technologies; as a result, analytic derivation of δ0 is not possible.
We shall show in this study how it is possible to minimise the range of values which δ0 can
take, by using the new model to account for the diﬀerent contributions to the threshold
shift. In this way, empirical optimisation can be kept to an absolute minimum.
3. Finally, when deriving the standard relation given in (6.41), it is assumed that the
inversion charge is negligible compared with the body charge. This is valid when the
surface potential is equal to 2φF, but beyond this point, the inversion charge will rapidly
become comparable in magnitude to the body charge. It is therefore not valid to discount
the inﬂuence of this charge component, especially for larger values of δ0.
6.7.3 Derivation of New Threshold Voltage Model
As for the standard treatment, we will derive the new relation for the case of a body-tied
NMOS SOI MOSFET (VSB = 0). A small measurement drain voltage, VDex, is applied
to the device. We once more take (6.34) as our starting point
VGfB = V
f
FB + ψs(y) −
qtot(y)
Cof
(6.42)
Let us now consider the new form of ψsi, the strong inversion surface potential correspond-
ing to VTex. Statements 1 and 2 in Section 6.7.2 outline the two primary mechanisms by
which ψsi(VTex) and ψsi(VTH) will diﬀer. As was the case in the standard treatment, the
presence of a drain bias makes the surface potential a function of channel position. We
now simplify the treatment, not by neglecting the drain voltage as in the standard treat-
ment, but by averaging VDex over the entire channel. To account for this average shift in
surface potential due to VDex, we recall that in strong inversion, the drain voltage can be
added to the gate induced surface potential [25]. This yields the following expression for
ψsi
ψsi = (2 + δ0)φF + 0.5VDex (6.43)
The surface potential corresponding to VTex is a constant value, which is necessary since
VTex is itself independent of channel position. The next step is to derive an expression for
qtot which is also position independent. Because we cannot neglect the inversion charge
(Statement 3 in Section 6.7.2), it is insuﬃcient to simply approximate qtot using the expres-
sion for the body charge density, as is done in the standard treatment. Instead, we solve
the 1-D form of Poisson’s equation in the vertical direction [25], and by again averaging
the drain voltage over the channel, we obtain the following result
qtot = −γsCof
 
ψsi + φt exp
 
ψsi − 2φF − 0.5VDex
φt
 
(6.44)
86Under the new strong inversion condition, (6.42) can be written as
VTex = V
f
FB + ψsi −
qtot
Cof
(6.45)
Substituting (6.43) and (6.44) into (6.45) and rearranging gives us the ﬁnal result
V
f
FB = VTex − ψsi − γs
 
ψsi + φt exp
 
δ0φF
φt
 
(6.46)
where ψsi is deﬁned in (6.43). For a particular measured device, with a set value of V
f
FB,
we would therefore expect VTex to increase as VDex is increased.
For PMOS devices, the sign of the following parameters will be reversed: VTex, VDex, φF,
and ψsi. The sign of V
f
FB will depend on the gate type, the convention being given in [6].
The full PMOS expression is therefore
V
f
FB = VTex − ψsi + γs
 
φt exp
 
−δ0φF
φt
 
− ψsi (6.47)
where
ψsi = (2 + δ0)φF + 0.5VDex (6.48)
6.7.4 Evaluation of New Model
Before we test the accuracy of the new expression, one more issue needs to be considered.
Although we have accurately accounted for the eﬀect of drain voltage during extraction
in an entirely physical manner, there is still an empirical aspect to the new treatment,
which is embodied in the parameter δ0. This parameter can be expected to vary somewhat
between diﬀerent extraction techniques, and also between diﬀerent technologies.
To reduce the uncertainty associated with this parameter, we can impose a range of val-
ues for δ0 for a given extraction procedure. This was done for the linear extrapolation
technique, by testing the new expression against a number of diﬀerent process technolo-
gies, between 0.8 m and 0.25 m. It was found that in all cases, the optimum value of
δ0 required to match the simulated transconductance to the measured data ranged from
0.05 to 0.1, for both NMOS and PMOS devices. We therefore set a default value for δ0 to
0.05 for this particular extraction method; this provided an good degree of ﬁtting in all
the tested technologies. This choice, combined with the factoring out of the drain voltage
contribution, allows us to improve the accuracy of our threshold value signiﬁcantly, with-
out resorting to any optimisation.
Such an approach cannot be used in the standard treatment, since all the contributions to
the threshold uncertainty are lumped together. Under the standard regime, therefore, it
87would not be possible to distinguish between errors attributable to the selected extraction
technique and those resulting from the applied drain bias.
Using the default value for δ0 of 0.05, and without further optimisation, we can compare
the new expression with the standard one; Figures 6.17 and 6.18 make the comparison for
two diﬀerent foundry technologies, which we shall refer to as Technologies A and B (see
Appendix A). In each case, a major improvement is seen. Further improvement can of
course be obtained with optimisation, but it must be stressed that any optimisation of δ0
can then be made within a much tighter range of values compared with the standard op-
timisation of VTH alone. In some cases, the degree of accuracy obtained using the default
value will be suﬃcient. There will of course be other extraction techniques for which the
range of δ0 is higher or lower than it is for the linear extrapolation technique. However,
once a range is established for a given technique and a minimum default value deduced, a
similar level of accuracy can be obtained, with optimisation only being required for ﬁne-
tuning.
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Figure 6.17: Comparison of measured data with simulation results using new
and standard threshold voltage expressions (Technology A). Default value for
δ0 of 0.05 is used.
That the model does succeed in accounting for the eﬀect of the measurement drain voltage
is demonstrated in Figure 6.19. For each of the experimental curves plotted on the ﬁgure,
obtained using diﬀerent values of VDex, a value was extracted for VTex. Each pair of
VDex and VTex values correspond to a point on the standard extrapolation line plotted in
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Figure 6.18: Comparison of measured data with simulation results using new
and standard threshold voltage expressions (Technology B). Default value for
δ0 of 0.05 is used.
Figure 6.20. These pairs of values were then used in simulations to reproduce the exper-
imental curves. This approach has been taken in order to demonstrate that the correct
ﬂat band voltage is obtained regardless of the selected value of VDex. A single value of
δ0 = 0.08, optimised for this particular process and extraction technique, was used for all
the simulations. Once δ0 is set, the variation of VTex with VDex is then automatically
calculated by the new model equations, resulting in close matching with the experimental
data.
We can also examine the way in which VTex is aﬀected by the drain voltage VDex. As
mentioned in Section 6.7.3, we would expect the extracted threshold voltage to increase
with increasing VDex, provided VDex is small. This is conﬁrmed experimentally in Fig-
ure 6.20,which uses the same three extraction techniques as were used in Figure 6.16.
Both the standard and modiﬁed extrapolation results indicate a linear relationship, which
is reasonable at such low drain voltages. There is slightly more noise associated with
the modiﬁed extrapolation method, since it involves taking a ﬁrst derivative of the drain
current. The error has been kept small by using small voltage steps and long integration
times when obtaining the data used in Figure 6.20. However, if these precautions are
not taken, the presence of the ﬁrst derivative in the extraction equations will lead to less
accurate estimates for threshold values. The transconductance change method relies on
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Figure 6.19: Comparison of measured data with simulation results using the
new threshold relation, showing accurate relation between extracted threshold
voltage and applied drain voltage.
the second derivative of the drain current, giving it a larger associated error. As a result,
the dependence of VTex on VDex is less obvious when using this technique.
The results shown in Figure 6.20 have implications for the selection of a suitable threshold
voltage extraction technique. Techniques which require the use of ﬁrst or higher deriva-
tives of the drain current will possess a larger inherent measurement error compared with
those that use the drain current directly. While the new model is able to compensate for
systematic errors relating to process technology and extraction method, it cannot account
for the random errors inherent to a particular technique. When employing the new thresh-
old relation, it is not necessary to choose a technique with a smaller associated systematic
error, which translates to a smaller value of δ0. Instead the desirability of using a tech-
nique with a low random error becomes the guiding criterion when selecting an extraction
method. On this basis, the linear extrapolation technique has been shown to work well in
conjunction with the new threshold model.
Both the standard and new threshold treatments require that only small drain voltages
be used when performing threshold extraction measurements, with an upper limit of 0.1V
applying in both cases. This is necessary in the standard treatment in order to justify
neglecting the eﬀect of drain bias on the device surface potential. One of the advantages
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Figure 6.20: Variation of measured extracted threshold voltage VTex with
drain voltage VDex, up to VDex=0.1V. Three diﬀerent extraction methods were
used.
of the new model is that it recognises that even these small drain voltages can inﬂuence
the extracted threshold value to a signiﬁcant degree. However, a small value of VDex
must still be used, because extracted threshold voltages typically correspond to a surface
potential only slightly greater than 2φF. Increasing the drain voltage above this limit may
cause the drain end of the channel to move from strong inversion to saturation. We have
assumed strong inversion throughout the channel in order to obtain (2.45), because adding
the averaged channel voltage to the gate induced surface potential becomes progressively
less valid as more of the channel leaves strong inversion [25]. Furthermore, the treatment
presented here does not account for drain induced barrier lowering (DIBL) or any of the
other eﬀects described in this chapter. At higher drain biases, the DIBL eﬀect will become
dominant, and threshold voltage will then decrease with increasing drain voltage.
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93Chapter 7
Auxiliary Model
7.1 Introduction
The core model accounts for the intrinsic device including high ﬁeld eﬀects, and has been
discussed in detail in Chapters 2-6. In this section the auxiliary model is presented, which
handles the additional eﬀects outside of the intrinsic MOSFET device. These include se-
ries resistance, channel length modulation, parasitic bipolar eﬀect, and self-heating.
7.2 Extrinsic Parasitics and Floating Body Eﬀects
Accurate modelling of ﬂoating body behaviour in DC, transient and small signal simu-
lations is essential for a PD-SOI; in all three modes, the observable behaviour will diﬀer
profoundly from familiar bulk characteristics [1–3]. Without a sound physical represen-
tation of the underlying phenomena, such accuracy cannot be achieved. Furthermore,
since digital designs in particular are frequently operated with ﬂoating body devices [4],
robustness and convergence performance under these conditions must be considered from
the outset.
ICH
IBJTsb IMsb IBJTdb IMdb
B 
D’  S’  D S
Ibs Ibd
RS RD
Figure 7.1: Extrinsic parasitic components included in the STAG3 model.
94The equivalent circuit for the static part of the extrinsic parasitic components is shown in
Fig. 7.1 alongside the channel current model. The impact ionisation current is modelled
by IMdb for normal operation and by IMsb for the case VDS < 0. This arrangement ensures
the symmetry of the model and at all times only one of IMdb and IMsb will be non-zero.
Assuming normal operation, the expression for IMdb is
IMdb = ICH
 
α0
β0
Vm   exp
 
−
lmeff   β0
Vm
  
Vm = VDS − η(ψsLsat − ψs0) (7.1)
where α0 and β0 are the impact ionisation constants, lmeff is the eﬀective length of the
impact ionisation region, and η is an empirical model parameter used to compensate for
errors in the approximation of the lateral ﬁeld. To improve the ﬁtting capabilities of the
model, lmeff is deﬁned as
lmeff = lm + lm1(VDS − VGeff) + lm2(VDS − VGeff)2 (7.2)
where lm, lm1, and lm2 are empirical model parameters, and VGeff is given by
VGeff = Vg − VSB − ηs2φF − γeff
 
2φF (7.3)
The body-source and body-drain junction diodes are modelled by Ibs and Ibd respectively.
However, they also form part of the Ebers-Moll model used to account for the lateral
parasitic bipolar transistor eﬀect. The expression used for the body-source junction is
Ibs = Is
 
exp
 
VBS
ηd   φt
 
− 1
 
      
Ibsdiﬀ
+Is1
 
exp
 
VBS
ηd1   φt
 
− 1
 
      
Ibsrec
(7.4)
The ﬁrst term models the normal diﬀusion current mechanism of the diode and the second
term accounts for low level recombination. Is and Is1 can be thought of as reverse biased
leakage currents and ηd and ηd1 are the ideality factors with ηd ≈ 1 and ηd1 ≈ 2. A similar
expression is used for the body-drain diode.
For analogue design, the model only needs to indicate if the device is being operated in
a regime where bipolar action is dominant. Thus the parasitic bipolar model in STAG
acts merely as a warning mechanism and is not a breakdown model involving positive
feedback [5]. A modiﬁed Ebers-Moll model is used based on the body source and body
drain diodes, indicated within the dashed lines in Fig. 7.1. The expressions for the current
sources are
IBJTdb =
 
βBJTeﬀ
βBJTeﬀ + 1
 
Ibsdiﬀ IBJTsb =
 
βBJTeﬀ
βBJTeﬀ + 1
 
Ibddiﬀ (7.5)
where βBJTeﬀ is the current gain of the BJT. It has been found that βBJTeﬀ exhibits an
inverse square dependence on the channel length [6]; therefore STAG uses the following
expression
βBJTeﬀ =
βBJT
L2
eﬀ
(7.6)
95where βBJT is a model parameter.
Note that although a body tie connection from the body region to a convenient reference
node (usually the source) will, in principle, eliminate all anomalous behaviour related to
the body node, in reality there is always some series resistance. This resistance is technol-
ogy, layout and indeed bias dependent, and major departures from expected characteristics
can arise from its presence [7]. STAG3 does not include this series resistance, therefore
if body tie layouts are used, an external resistance should be added based on speciﬁc
characterisation data.
7.3 Self-Heating Model
The STAG self-heating model is described in detail in [8]. To ensure the consistency and
robustness of the model in both static and dynamic analysis modes, the thermal eﬀects
have been included directly in the formulation, rather than as a macro model or as a
post-processing function.
7.3.1 Basic and Advanced Models
Although the temperature rise in a device is strictly a distributed eﬀect, satisfactory results
can be obtained by assuming a uniform average temperature rise. A simple electrical
analogue is used in the STAG model involving the basic Joule heating model
∆T =
 
ICH   VDS + I2
CH(RS + RD)
 
  RT (7.7)
where RT is the device thermal resistance. The temperature rise node is made an external
node of the device, allowing both monitoring of each individual device temperature rise
and also thermal coupling of the device to neighbouring devices [9].
In cases where multiple time constants have been observed [10], more precise modelling
of the thermal behaviour may be needed. STAG allows additional thermal nodes to be
introduced, each one possessing an associated thermal resistance and capacitance element.
The heating model is implemented as shown in Fig. 7.2 with
RT = RT0 + RT1 + RT2 + RT3 + RT4 (7.8)
Each of these nodes corresponds to an individual thermal time constant, which appears
as a pole-zero doublet on a frequency response plot. Under this regime, RT and CT eﬀec-
tively become RT0 and CT0, with RT1−4 and CT1−4 then providing the facility to model
up to four additional thermal nodes. The existence of each thermal node requires ﬁrst that
its associated resistance be set to a non-zero value, but also that all preceeding thermal
resistances be non-zero. For example, setting RT2 to zero will not only disable the third
thermal node, but will also preclude use of the fourth and ﬁfth thermal nodes as well.
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Figure 7.2: Thermal sub-circuit for STAG3; up to 5 thermal time constants
can be modelled.
Unlike the ﬁrst-order thermal parameters RT and CT, RT1−4 and CT1−4 automatically
default to zero. This arrangement means that the basic self-heating model, which is more
appropriate for most circuit design work, is switched on by default, while the more spe-
cialised model needs to be activated by the user.
7.3.2 Using the Basic Model
In order to make the self-heating model more useful for modelling and circuit design work,
a number of new features have been introduced in STAG3. One feature missing from
STAG2 is the facility to calculate default values for thermal resistance RT and thermal
capacitance CT, in cases where they are not speciﬁed. This is useful when performing sim-
ulations on circuits containing many transistors, as it can be time-consuming to calculate
values for each individual device by hand. Often only an approximate ﬁgure is needed for
the self-heating parameters, and in these cases a simple ﬁrst-order model is adequate.
There are several regimes by which RT and CT can be speciﬁed for any given device in
STAG. The following list gives the priorities of these diﬀerent regimes:
1. By directly specifying RT and/or CT, the user overrides all other priorities.
2. If RT and CT are not speciﬁed, the user can set RTA and CTA, which are the area
scaling factors for the thermal resistance and thermal capacitance. RTA and CTA are
model parameters; if assigned values in the model netlist, they are used to calculate RT
and CT for all devices in a circuit using the following relations:
CT = CTA   AT (7.9)
RT =
RTA
AT
(7.10)
97where AT is the total thermal area of the device deﬁned as being
AT =
 
W + 2   Fmin   10−6
 
 
 
L + 4   Fmin   10−6
 
(7.11)
Note that the total thermal area is not simply equal to the front gate area (W multiplied
by L), but includes the source/drain contact regions, as well as any overlap around the
gate. STAG3 employs an empirical scheme often used by circuit designers to provide an
estimate of total device area, based on Fmin, the minimum feature size of the process tech-
nology. The scheme is shown pictorially in Figure 7.3. It is assumed that the front gate is
surrounded by a perimeter of silicon material; the width of this border is approximately
equal to Fmin. The drain and source contacts are each assumed to have widths of twice
Fmin. The units of Fmin are microns ( m); the factors of 10−6 are included because W
and L are given in metres (m). Fmin defaults to zero if not deﬁned in the model netlist.
2Fmin
L
2Fmin
Fmin W Fmin
GATE
DRAIN
SOURCE
Figure 7.3: Approximate scheme for calculating the eﬀective thermal area of
an SOI device.
These additional area contributions are important when calculating thermal parameters
for devices which approach the minimum feature size in either dimension. Model tests
performed on short/narrow channel devices have shown that leaving Fmin set to zero re-
sults in a serious overestimation of RT, and a corresponding underestimation of CT. If
process layout data is available, then an optimal value of Fmin may be deduced which may
diﬀer from the actual minimum feature size. If, however, no process data is available for a
particular technology, it is strongly recommended that Fmin be set equal to the value (in
microns) of the process minimum feature width, simply to provide a reasonable order of
98magnitude estimate for the self-heating, i.e. when simulating a 0.35 m process, set Fmin
to 0.35. Since Fmin is also used to calculating default values for the overlap capacitances in
STAG3, it is good practice to include a value for this parameter whenever a new netlist is
created, irrespective of the self-heating model being used. It is always possible to override
any default parameter value calculated from Fmin.
3. If neither RT/CT or RTA/CTA are speciﬁed by the user, STAG3 will calculate default
values, using a ﬁrst-order physical model. The relations used are
CT = ρsi   csi   AT   tb (7.12)
RT =
tob
κox   AT
(7.13)
where ρsi is the density of silicon (2330kgm−3), csi is the heat capacity per unit mass of sili-
con (700JK−1kg−1), and κox is the thermal conductivity of the silicon oxide (1.4WK−1m−1).
tb and tob are the model parameters specifying the silicon ﬁlm thickness and back oxide
thickness respectively.
It should be understood that the ﬁrst order self-heating model is switched on by default;
if RT and CT are not speciﬁed by the user, STAG3 will calculate them using the above
default model.
4. To switch oﬀ self-heating for a single SOI device, simply set RT to zero. As discussed in
the previous section, this will eliminate all the thermal nodes from that device, regardless
of the settings of the other thermal parameters. To switch oﬀ self-heating for all SOI
devices, set RTA to zero. Be aware that this will only work for devices for which RT is
not set; because of the order of priorities, any device with a non-zero RT will ignore the
RTA setting.
To switch oﬀ dynamic self-heating eﬀects only, for a single device, set CT to zero, whilst
leaving RT set. To do this for all devices, set CTA to zero, whilst leaving RTA set.
Note that the preceeding options apply to the basic, single node model only. The multi-
ple node model is chieﬂy intended for detailed modelling of thermal characteristics, and
is appropriate when multiple thermal time constants have been extracted experimentally
and need to be incorporated into simulations. In such instances, it will usually be more
appropriate to use extracted values to specify RT, RT1, RT2 etc, rather than rely on a
scaling model. For this reason, no scaling model is provided for RT1−4 and CT1−4. The
area scaling regime can still be applied to RT and CT when the other nodes are set (pro-
vided of course that RTA/CTA or the default values are used).
997.3.3 Thermal Eﬀect on Physical Parameters
The STAG model implements dependence of threshold voltage (via the ﬂat-band voltage),
mobility and carrier saturation velocity on the local device temperature. Being a physically
based model, these three quantities should be suﬃcient to model the thermal dependence
of the intrinsic device [11,12].
Threshold Voltage
The thermal dependence of the measured device threshold is accounted for by the use of
an eﬀective ﬂat-band voltage.
V
f
FBeﬀ = V
f
FB −
σ
L
  VDS + χFB   ∆T (7.14)
where the shift due to DIBL is included for completeness.
Mobility
For a given temperature rise, this physical quantity has by far the most eﬀect on the output
characteristics of a device. It has been found that the surface mobility in a MOSFET
varies as T−k [13], with k reported between 1.4 to 1.8. In STAG, the mobility thermal
dependence is written as
 0th ≡  0(T) =  0(Tamb)  
 
1 +
∆T
Tamb
 −k
(7.15)
k has been left as a model parameter in STAG, but it defaults to 1.5. The thermal
dependencies of each scattering mechanism hae already been discussed in Chapter 3.
Carrier Saturation Velocity
In STAG, it is assumed that a saturation velocity has been found at Tamb, being denoted
by vsat0, and this value is related to the value used in the model by
vsat =
vsat0  
 
1 + 0.8exp
 
Tamb
600
  
1 + 0.8exp
 
Tamb+∆T
600
  (7.16)
This expression reﬂects the functional temperature dependency reported in the literature
[13].
7.3.4 Thermal Eﬀect on Parasitic Components
The local temperature rise ∆T will aﬀect the parameters of the parasitic components
of the device as well as the intrinsic device. Investigations into the impact ionisation
current [14,15] indicate that the only parameter which exhibits a temperature dependence
is β0. This dependence is linear and so the STAG model uses the following equation to
incorporate this eﬀect.
βM = β0 + χβ   ∆T (7.17)
100where χβ is a model parameter. βM is then substituted for β0 in Equation 7.1.
There are two quantities in the ideal diode equation which exhibit a temperature depen-
dence. The obvious one is φt = kT/q, and the other is the reverse saturation current Is
and Is1. It has been found [13] that
Is ∼ T(3+p/2)   exp
 
−
Eg
kT
 
(7.18)
where p is a constant as speciﬁed in [13]. At normal operating temperatures however,
the exponential term dominates, and hence the STAG model uses a simple exponential
temperature dependence.
7.4 Channel Length Modulation
The eﬀect of channel length modulation (CLM) is modelled using a variant of the Klaasen
model [16,17], suitably modiﬁed to avoid numerical diﬃculties. An alternative linear ‘λ’
model for CLM [18] can also be used within STAG to facilitate fast parameter extraction
at the expense of some accuracy.
The eﬀect of channel length modulation (CLM) on channel current is included in STAG3
in the following way
ICH =
 
1 +
ld
Leﬀ
 
ICHsat (7.19)
where ld is the length of the saturation region, and Leff is the eﬀective channel length of
the device.
Two CLM models are available in STAG, the standard lambda model, and a more ad-
vanced model intended to provide a better ﬁt for sub-micron devices. In the lambda
model, ld is determined according to the following equation
ld = λ   (VDS − VDsat) (7.20)
where λ is a model parameter, and VDsat is the saturation voltage, which in STAG is
expressed in surface potential form.
VDsat = ψsLsat − ψs0 + φt (7.21)
In the sub-micron model, ld is determined as follows
ld = lx   ln
 
1 +
VDS − VDSlim
vp
 
(7.22)
101The quantities lx and vp are model parameters. VDSlim is given by
VDSlim = VDS   VDsat   exp
 
−ln(V k
DS + V k
Dsat)
k
 
(7.23)
In the above equation, k = 2 MEXP, where MEXP is a model parameter which should be
set to an integer value. For short-channel devices, MEXP=1 has been found to work well.
Which CLM model is selected depends on which model parameters are present in the
netlist. The lambda model has priority, so that if parameters from both models are se-
lected, the lambda model will be used. There are three possible CLM model conﬁgurations
in STAG3.
1. If λ is set in the model netlist, and MEXP is not set, then the standard lambda
model will be used.
2. If λ is set in the model netlist, and MEXP is set to an integer value of at least 1,
then the lambda model will be used, but with VDsat being replaced by VDSlim.
3. If λ is not set, but lx and vp are, and MEXP is set to an integer value of at least 1,
then the sub-micron model will be used.
7.5 External Source and Drain Series Resistance
STAG3 models the eﬀect of source and drain series resistance using two lumped resis-
tances, RS and RD. It is possible to specify these parameters using three regimes, which
are described below in order of priority.
1. By directly specifying RS and RD, the user overrides all other priorities.
2. The user can deﬁne the series resistance in terms of the sheet resistance RSH.
RS = NRS   RSH (7.24)
RD = NRD   RSH (7.25)
where NRS/NRD are the number of squares associated with the source and drain (these
are speciﬁed as instance parameters for each device).
3. The user can ensure that series resistances scale automatically with device width by
using the source/drain series resistance scaling factors, RSW/RDW. To calculate values
for RSW/RDW, we extract RS and RD for a single device. We deﬁne RSW as the product
of the source series resistance (ohms), and the width (microns) of that device. RDW is
similarly obtained by multiplying RD and W for the same device. Once these values are
in place, scaling is automatically performed for any device, using the following relation
102RS =
RSW
W   10−6 (7.26)
RD =
RDW
W   10−6 (7.27)
Thus, by introducing RSW and RDW as STAG3 model parameters, we remove the need
to perform manual calculations of RS and RD.
References
[1] J Tihanyi and H. Schlotterer, “Properties of EFSI MOS transistors due to the ﬂoating
substrate and the ﬁnite volume”, IEEE Transactions on Electron Devices, vol. ED-22,
pp. 1017–1023, 1975.
[2] A Wei, M J Sherony, and D A Antoniadis, “Transient behavior of the kink eﬀect in
partially-depleted SOI MOSFET’s”, IEEE Electron Device Letters, vol. 16, no. 11,
pp. 494–496, Nov. 1995.
[3] R Howes and W Redman-White, “A small-signal model for the frequency-dependent
drain admittance in ﬂoating-substrate MOSFETs”, IEEE Journal of Solid-State Cir-
cuits, vol. 27, no. 8, pp. 1186–1193, Aug. 1992.
[4] D. Allen, A. Aipperspach, D. Cox, N. Phan, and S. Storino, “A 0.20 m 1.8V SOI
550MHz 64b PowerPC microprocessor with Cu interconnects”, in Proceedings ISSC
Conference, 1999, pp. 438–439.
[5] J-P Colinge, Silicon-On-Insulator Technology: Materials to VLSI, Kluwer Academic
Publishers, 1991.
[6] J Chen, F Assaderaghi, P K Ko, and C Hu, “The enhancement of gate-induced-
drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in
measuring lateral bipolar current gain β”, IEEE Electron Device Letters, vol. 13, no.
11, pp. 572–574, 1992.
[7] C F Edwards, B M Tenbroek, M S L Lee, W Redman-White, and M J Uren, “The
eﬀect of body contact series resistance on SOI CMOS ampliﬁer stages”, IEEE Trans-
actions on Electron Devices, vol. 44, no. 12, pp. 2290–2294, Dec. 1997.
[8] M S L Lee, Compact Modelling of Partially Depleted Silicon-On-Insulator MOSFETs
for Analogue Circuit Simulation, PhD thesis, University of Southampton, Southamp-
ton, UK, Dec. 1997.
[9] B M Tenbroek, M S L Lee, W Redman-White, C F Edwards, R J T Bunyan, and M J
Uren, “Measurement and simulation of self-heating in SOI CMOS analogue circuits”,
in Proceedings IEEE international SOI conference, Fish Camp, California, USA, Oct.
1997, pp. 156–157.
[10] A L Caviglia and A A Iliadis, “Linear dynamic self-heating in SOI MOSFETs”, IEEE
Electron Device Letters, vol. 14, no. 3, pp. 133–135, 1993.
[11] B M Tenbroek, M S L Lee, W Redman-White, R J T Bunyan, and M J Uren, “Self-
heating eﬀects in SOI MOSFET’s and their measurement by small signal conductance
103techniques”, IEEE Transactions on Electron Devices, vol. 43, no. 12, pp. 2240–2248,
Dec. 1996.
[12] N Arora, MOSFET Models for VLSI Circuit Simulation, Springer-Verlag, 1993.
[13] S.M. Sze, Physics of Semiconductor Devices, Wiley, 2nd edition, 1981.
[14] R Howes, W Redman-White, K G Nichols, P J Mole, M J Robinson, and S Bird,
“An SOS MOSFET model based on calculation of the surface potential”, IEEE
Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 41,
no. 6, pp. 494–506, Apr. 1994.
[15] R Howes, Modelling and simulation of Silicon-On-Sapphire MOSFETs for analogue
circuit design, PhD thesis, University of Southampton, Southampton, UK, Aug. 1991.
[16] F M Klaassen, P T J Biermans, and R M D Velghe, “The series resistance of sub-
micron MOSFETs and its eﬀect on their characteristics”, in Proceedings European
Solid State Device Research Conference, 1988, pp. 257–260.
[17] H C de Graaf and F M Klaassen, Compact Transistor Modelling for Circuit Design,
Computational Microelectronics. Springer-Verlag, Wien, New York, 1990.
[18] Y P Tsividis, Operation and Modeling of the MOS Transistor, McGraw-Hill Book
Company, 1987.
104Chapter 8
Charge Model
8.1 Capacitance Modelling in SPICE
SPICE-based compact MOS models generally utilise two types of capacitance model -
intrinsic and extrinsic. Intrinsic capacitances are associated with the movement of charge
within the silicon device, and are can be derived from the expressions for channel and
body charge. Extrinsic capacitances are usually handled outside of the the main charge
model, and are used to account for parasitic contributions, such as overlap capacitance
and junction depletion capacitance.
8.2 Intrinsic Capacitances
In SPICE models, an intrinsic capacitance Cij is implemented according to the deﬁnition
Cij =
dQi
dVj
(8.1)
where Qi is the total charge associated with node i, and Vj is the small-signal voltage at
node j, referred to the other nodes which are held at a steady DC bias.
Since we are considering ﬂoating-body behaviour, our treatment is only relevant to partially-
depleted devices, and we will therefore neglect the inﬂuence of the back gate. This leaves
four terminal nodes, and therefore sixteen intrinsic capacitances. Of these, four are con-
ventional capacitance elements: Css, Cdd, Cgfgf, and Cbb. The remaining twelve are
transcapacitances, which model the variation of charge at one node with respect to the
small-signal voltage at another node. It should be noted that these transcapacitances are
non-reciprocal, so that in general
Cij  = Cji (8.2)
It has been shown that this condition of non-reciprocity is linked to the issue of charge con-
servation [1], and that reciprocal models, such as the Meyer model [2], give non-physical
results. As a result, the inclusion of non-reciprocal capacitance elements in SPICE-based
105models is critical to allow accurate modelling of small-signal eﬀects.
For the modelling of the dynamic charge equations, the approach taken closely follows
that used in the SUSOS model [3]; charge non-conservation is avoided by modelling the
transient currents as the time derivatives of the nodal charges.
In order to calculate the transcapacitances, we require analytic expressions for the nodal
charges. These are obtained by integrating the charge densities qb and qc along the length
and width of the device. As was explained in Chapter 2, the active length of the device
is split into two distinctive regions. The GCA region (i.e. that portion of the channel
where the Gradual Channel Approximation is taken to be valid), is the region for which
the core and high ﬁeld models in Chapters 2-6 were developed. The second region is the
drain region, where the lateral drain ﬁeld is at least comparable to the gate, and for which
the GCA approximation is not valid. In this second region, it is necessary to introduce
empirical models such as the CLM model in order to account for high lateral ﬁeld eﬀects.
The length of the GCA region is denoted by L′, and the drain region by ld. We have already
deﬁned ld in Section 7.4, using either Equation (7.20) or Equation (7.22), depending on
which CLM model we have selected. L′ is deﬁned as
L′ =
L
 
1 + ld
L
  (8.3)
The above expression is the same as that used in STAG2. In keeping with the convention
used in STAG2, the charges associated with the GCA region will be denoted by the suﬃx
’1’, while the drain region will use the suﬃx ’2’.
8.2.1 GCA Region Charge
The total channel charge in the GCA region can be expressed as follows:
QCH1 =
L′  
0
qcdy (8.4)
It is necessary to partition this charge between the course and drain node such that
QD1 + QS1 = QCH1 (8.5)
Various partitioning schemes have been proposed; we have chosen to use the commonly
employed Ward-Dutton treatment [4]. While other more sophisticated schemes are avail-
able, it has been shown that this method gives accurate results, provided that the variation
of surface potential with respect to position along the channel is correctly modelled [5].
106Using the Ward-Dutton charge partitioning scheme yields the following relations for the
drain and source charge
QD1 =
L′  
0
y
L′qcdy (8.6)
QS1 =
L′  
0
 
1 −
y
L′
 
qcdy (8.7)
Because we have deﬁned the channel charge as a function of the surface potential, we need
to ﬁnd a way to express it as a function of y, the position along the channel. We start with
the charge sheet model expression for channel current from Equation (2.1), and neglect
the diﬀusion contribution to give only the drift term
ICH (y) ≈ − sWqc (y)
dψs (y)
dy
(8.8)
We remove the position dependence by integrating from y=0 to y=L’, and then dividing
by L’
ICH = − s
W
L′
ψsL  
ψs0
qc (ψs)dψs (8.9)
We now change variables, and substitute Equation (2.19) into Equation (8.9)
ICH = − s
W
L′
1
αCof
qd  
qs
qcdqc (8.10)
where qs is the channel charge density at the source end of the channel
qs = −Cof [VGT − αψs0] (8.11)
and qd is the channel charge density at the drain end of the channel
qd = −Cof [VGT − αψsL] (8.12)
We can also integrate Equation (8.10) to some point y in the GCA region of the channel
ICH = − s
W
y
1
αCof
qc(y)  
qs
qcdqc (8.13)
Assuming that the device is quasi-static, ICH must be the same at every point along the
channel. Therefore we can equate Equation (8.10) and Equation (8.13) to give
y
L′
 
q2
d − q2
s
 
= q2
c − q2
s (8.14)
Rearranging allows us to formulate an expression for qc as a function of y
107qc = qs
       1 +
y
L′
 
q2
d
q2
s
− 1
 
(8.15)
Substituting Equation (8.15) into Equation (8.4) gives us our ﬁnal expression for the
channel charge
QCH1 = WL′
 
−
2
3
qs
 
F2 + F + 1
F + 1
  
(8.16)
where
F =
qd
qs
(8.17)
Similarly, by substituting Equation (8.15) into Equation (8.7), and integrating by parts,
gives us our ﬁnal expression for the drain charge
QD1 = WL′ 2
15
qs
 
3F3 + 6F2 + 4F + 2
(F + 1)
2
 
(8.18)
The total body charge in the GCA region can be expressed as follows:
QB1 = W
L′  
0
qbdy (8.19)
As before, we have the problem that qb in Equation (2.18) is expressed in terms of ψs.
We use a similar procedure to that used for QCH1 in order to change the variable to y.
Equation (8.19) then yields
QB1 = WL′Cofγs
 
δs
α
 
2
3
qs
Cof
 
F2 + F + 1
F + 1
 
+ VGT
 
−
  
ψst0 − δsψst0
 
 
(8.20)
8.2.2 Drain Region Charge
The treatment for the drain region charge is very simple; since the carriers are velocity
saturated, the channel charge density is assumed to be uniform in the drain region. Since
we already know qd, the channel charge density at the drain end of the GCA region, we
use this quantity. The simple STAG2 model has been retained, whereby the drain channel
charge is partitioned equally between the source and drain nodes.
QS2 = QD2 =
QCH2
2
=
Wldqd
2
(8.21)
The drain body charge is a more complicted issue, since depletion charge would be shared
with the drain p-n junction depletion region, which is handled by the extrinsic charge
model. STAG2 sets QB2 to zero, and relies on setting the junction capacitance charge to
compensate. As we shall see in the detailed analysis given in the next section, this approach
can lead to problems. Here we shall simply present the expression used in STAG3 for the
108drain body charge density, with the derivation to follow.
QB2 = γsCofWFCSld
  
ψst0 + δs (ψsL − ψst0)
 
(8.22)
Since we do not take account of the back gate charge, we can now compute the front gate
charge using the law of charge conservation.
QG = −(QCH1 + QCH2 + QB1 + QB2) (8.23)
8.2.3 Drain Region Body Charge Model
A number of ﬂoating body eﬀects have been observed in Partially-Depleted SOI devices
which lack a body contact, or those in which the contact is ineﬀective [6]. Of these, per-
haps the best understood is the kink eﬀect, which has received a great deal of attention
previously [7–9]. In the small-signal regime, the variation of output conductance with
frequency is very pronounced in the kink region of a ﬂoating body device, and if compact
models are to accurately reﬂect the behaviour of ﬂoating body devices, they need to be
able to account for this eﬀect.
However, most analogue circuits require that devices be biased in the saturation region,
below the onset of kink. This ensures that devices are not subjected to large variations in
their output conductance whilst biased in saturation [10]. Hence the small-signal eﬀects
which occur in saturation below the onset of kink will have a large inﬂuence on the char-
acteristics of an analogue circuit designed in a ﬂoating body MOS technology.
Despite being of interest to analogue designers, the small-signal behaviour of ﬂoating body
devices in the below-kink saturation region has received relatively little coverage. It has
been shown [9] that when measuring saturation output conductance, gout, as a function
of frequency, a pole/zero pair is seen, as shown by the experimental data in Figure 8.1.
This feature appears due to variations in the small-signal body potential with frequency,
which modulates the output conductance via the body transconductance. This behaviour
is not observed in bulk MOS devices or body-tied SOI where there is no ﬂoating body
node; instead the conductance response is essentially ﬂat over this range. In modern SOI
devices, the pole/zero pair occurs in the 1-10Hz frequency range, and thus is diﬃcult to
observe directly unless equipment is used which is capable of taking measurements at such
low frequencies. In order that the frequency response be clearly seen, the measurements
shown in Figure 8.1 are for a ﬂoating-body Silicon-on-Sapphire (SOS) device, possessing
body junction leakage currents than are higher than modern SOI processes; hence the
pole is shifted to a higher frequency [9]. Any compact model intended for analogue design
in SOI must be able to account for this variation in the saturation output conductance.
Simple qualitative agreement is not usually suﬃcient, since the characteristics of many
circuits (i.e. ampliﬁer gain) will be directly determined by the magnitude of gout.
109Figure 8.1: Measured small-signal output conductance versus frequency for
a ﬂoating body SOS device biased in saturation, below the onset of kink
(W/L=20/3 m, VGS=2V, VDS=2V). Taken from Reference [9].
Floating Body Small-Signal Equivalent Circuit
Although the equivalent circuit representation used in [9] is suﬃcient to qualitatively pre-
dict the AC behaviour of ﬂoating body devices, for frequencies up to about 1-10 MHz, it
considers only the use of reciprocal capacitance elements and so does not reﬂect the use
of transcapacitances in SPICE models. In this study we will be using a modiﬁed circuit,
shown in Figure 8.2, which does include non-reciprocal elements. This approach allows us
to derive a mathematical relation between the SPICE intrinsic capacitance model and the
simulated output conductance response.
The basic circuit conﬁguration is the same one used in [9]. The source and gate terminals
are tied to AC ground, and taken as the small-signal reference, while an AC voltage is
applied to the drain. DC biases are applied to the gate and drain such that the device
is operating in saturation. We have neglected the presence of source and drain series re-
sistance; although they can be included, they complicate the mathematical analysis, and
do not contribute to our understanding of the key issues. This simpliﬁes the treatment
considerably, as it eliminates the eﬀect of the front gate transconductance, and means that
only two intrinsic capacitances appear in the equivalent circuit. Since we are interested
in the below-kink saturation region, we will also neglect the inﬂuence of impact ionisation
and parasitic BJT action.
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gMIN gbs
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gMIN gbd
s.Cjbd
s.Cbd.Vds
Figure 8.2: Equivalent small-signal circuit for a ﬂoating body SOI MOSFET
with the source and front gate tied to AC ground.
The circuit elements in Figure 8.2 are as follows: gds is the internal drain-source con-
ductance, gmb is the body-source transconductance, gbs and gbd are the body diode con-
ductances, and gMIN is the minimum nodal conductance employed by SPICE to improve
convergence behaviour. The inﬂuence of gMIN on ﬂoating body simulations will be dis-
cussed in Section 8.2.3; for the moment, we will assume that it is set to a negligible value.
There are two intrinsic capacitances Cbb and Cbd, and two extrinsic junction capacitances,
Cjbs and Cjbd. Note that (8.1), the transcapacitance deﬁnition as implemented in SPICE,
yields the opposite sign to the convention commonly used in literature [11] when applied
to non-reciprocal capacitances. In Figure 8.2 therefore, we have reversed the direction of
the current source associated with Cbd.
Derivation of Small-Signal Drain Admittance
The general form for the external drain-source admittance of a ﬂoating body SOI MOSFET
is given by (3) in [9] as
yout = gds +
1
Zbs + Zbd
+ gmb  
Zbs
Zbs + Zbd
(8.24)
where Zbs and Zbd are the body-source and body-drain network impedances. This ex-
111pression only holds if there are no transconductive or transcapacitive elements present in
either body network.
Three terms contribute to the total drain admittance in Equation (8.24). The ﬁrst term
is the internal drain-source conductance gds. The second term is the contribution from
the direct path through the body network. The third term is the contribution of the
body-source transconductance gmb, modulated by the body-source bias, which in turn
is governed by the potential divider ratio of the body network impedances Zbs and Zbd.
We can neglect the second term, since it is typically much smaller than gds and gmb [9].
This approximation is quite valid when applied to frequencies in the range depicted in
Figure 8.1.
We will now obtain an expression for the drain admittance, yout in our equivalent circuit
in Figure 8.2. Let us write an expression for the drain-source current
Ids = gds   Vds + gmb   Vbs + gbs   Vbs + s   (Cbb   Vbs + Cbd   Vds + Cjbs   Vbs) (8.25)
We can simplify Equation (8.25) by neglecting the current component passing through
the body impedance network, which is equivalent to omitting the second term in Equa-
tion (8.24). We retain only the current contributions associated with gds and gmb. Now
we get the following expression
Ids ≈ gds   Vds + gmb   Vbs (8.26)
In order to eliminate Vbs, we apply Kirchoﬀ’s Current Law to the body node, and we
obtain the following result
Vbs = Vds  
gbd + s   (Cjbd − Cbd)
gbs + gbd + s   (Cbb + Cjbs + Cjbd)
(8.27)
Substitute Equation (8.27) into Equation (8.26) and divide both sides by Vds to obtain an
expression for the output admittance.
yout = gds + gmb  
gbd + s   (Cjbd − Cbd)
gbs + gbd + s   (Cbb + Cjbs + Cjbd)
(8.28)
In the low frequency (DC) limit, Equation (8.28) becomes
yout(DC) = gds + gmb  
gbd
gbs + gbd
(8.29)
In saturation gbs is at least several orders of magnitude greater than gbd, since the body-
drain junction is more heavily reverse biased, so we can simplify Equation (8.29) to the
result obtained in [9]
yout(DC) ≈ gds (8.30)
112Note that in the below kink region, gbs is typically much larger than any contribution
from impact ionisation or parasitic BJT action, so we are quite justiﬁed in omitting these
elements from the equivalent circuit.
In the high frequency limit, Equation (8.28) becomes
yout(HF) = gds + gmb  
Cjbd − Cbd
Cbb + Cjbs + Cjbd
(8.31)
In order for simulations to match the experimental frequency response shown in Figure 8.1
(yout(HF) > yout(DC)), it is necessary for the second term in Equation (8.31) to yield a
positive result. Since Cjbs, Cjbd and Cbb are reciprocal capacitances, they all have positive
signs, and gmb is modelled as a positive quantity in SPICE. Therefore, the condition for
qualitatively correct small-signal behaviour is given by
Cjbd > Cbd (8.32)
This is an interesting result. A compact SPICE model must satisfy Equation (8.32) in order
to yield the correct saturation conductance proﬁle, yet most SPICE models for SOI do not
use an integrated model for intrinsic and junction capacitances. As a result, there is no way
to guarantee that Cjbd will always exceed Cbd. The incorporation of intrinsic and extrinsic
capacitances into a single uniﬁed regime would be a very demanding undertaking, and
will not be attempted here. Instead we will demonstrate how a straightforward empirical
model for the intrinsic body charge can improve model accuracy
Empirical Body Charge Model
Body charge in the saturation region can arise in two ways; either it is the result of
depletion under the front gate (in which case it accounts for part of the intrinsic body
capacitance), or else it is associated with the depletion region around the drain-body pn
junction (in which case it contributes to the extrinsic junction capacitance). We shall see
how extrinsic capacitances are calculated in Section 8.3; for now we shall develop a basic
intrinsic capacitance model, and examine how its formulation can aﬀect the validity of a
SOI compact model in the small-signal regime
Let us consider a generic scheme for assigning charge in a MOSFET device with width
W and channel length L, operating in saturation. We shall employ the Gradual Channel
Approximation (GCA) [12] and assume that prior to channel pinch-oﬀ, the ﬁeld strength
along the channel is much weaker than the vertical gate ﬁeld. Closer to the drain, beyond
the pinch-oﬀ point, the GCA is no longer applicable; we call this region the saturation
region. The GCA region and saturation region are shown in Figure 8.3, where they are
labelled as Region 1 and Region 2 respectively. Also depicted is the variation of the body
charge across the two regions. Notice that in the saturation region, the intrinsic charge
is expected to remain constant, since surface potential is independent of drain voltage in
this region.
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Figure 8.3: Pictorial representation of new body charge model, showing the
role of the new model parameter FCS. At the boundary between Regions 1 and
2, the intrinsic body charge density is continuous.
Qb1 has already been deﬁned in Equation (8.20). Finding an expression for the drain region
saturation charge QB2 is more complicated, since the standard expression for qb [12,13] is
only valid in that part of the device where the Gradual Channel Approximation is valid.
Because the electrical ﬁeld in the saturation region has a pronounced two dimensional na-
ture, it is diﬃcult to derive an analytical expression which adequately describes the charge
distribution in this region. In addition, some of the body charge in the saturation region
will be associated with the body-drain depletion junction, and hence will not contribute
to the intrinsic drain-body capacitance.
To take account of this, we introduce a new model parameter, FCS, or charge sharing
factor. FCS takes a value between 0 and 1, and represents the fraction of Region 2 over
which we should integrate qb, in order to obtain QB2. The other part of the region is
assumed to contain charge associated with the external junction capacitance; in eﬀect, no
intrinsic body charge exists in this region. The model is shown pictorially in Figure 8.3.
In Region 2, all charge to the left of the dotted line is used to calculate QB2, and hence is
associated with the intrinsic transcapacitance Cbd. To the right of the dotted line is the
charge contributing to the external junction capacitance Cjbd, which is calculated using
(8.41) and (8.42).
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equal to qb(L′), its value at the boundary between Regions 1 and 2. According to this
scheme, the expression for QB2 becomes
QB2 = W   FCS   ld   qb(L′) (8.33)
If we take Equation (2.18) and set ψs(y) to ψsL (the surface potential at y = L′), we can
use this is Equation (8.33) to obtain
QB2 = γsCofWFCSld
  
ψst0 + δs (ψsL − ψst0)
 
(8.34)
Having found an expression for QB2, the next step is to obtain an expression for the
intrinsic body-drain capacitance Cbd. Let us assume that the device is biased in saturation,
and then increase the drain voltage by an inﬁnitesimal amount dVds. According to channel
length modulation theory [13], the pinch-oﬀ point for the channel will move towards the
source, and so the saturation region will increase in length by an amount dL
dL = λ   dVds (8.35)
where λ is the channel length modulation (CLM) parameter given in Equation (7.20). Of
course, the GCA region must be reduced in length by dL. The changes to each region are
shown in Figure 8.4. The corresponding changes in the amount of charge in each region
are given by
L' - dL ld + dL
FCS.(ld + dL)
REGION 1
(GCA)
REGION 2
(SAT.)
L' ld
FCS.ld
REGION 1
(GCA)
REGION 2
(SAT.) a)
b)
Figure 8.4: GCA and saturation region length for a) drain voltage Vds and
b) drain voltage Vds+dVds.
115dQB1 = −W   dL   [qb(L′) − qb(L′ − dL)] (8.36)
dQB2 = W   dL   FCS   qb(L′) (8.37)
and the total change in the body charge is obtained by summing dQb1 and dQb2
dQb = W   dL   [(FCS − 1)   qb(L′) + qb(L′ − dL)] (8.38)
From Figure 8.3 we see that the intrinsic (gate induced) depletion body charge reaches its
maximum value at the boundary between Regions 1 and 2, so that
qb(L′) > qb(L′ − dL)] (8.39)
Therefore, for an NMOS device (qb is negative), dQB1 will always be positive, and dQB2
will always be negative. The reverse is true for a PMOS device. The sign of dQB is
dependent on both the device and the value chosen for FCS.
From the deﬁnition of intrinsic capacitance given by (8.1), we can substitute for dQB and
dVds using (8.38) and (8.35), and obtain the following result.
Cbd =
dQb
dVds
= W   λ   [(FCS − 1)   qb(L′) + qb(L′ − dL)] (8.40)
Evaluation of Body Charge Model
In order to evaluate the validity of the charge model, it was incorporated into STAG,
and small-signal simulations of ﬂoating-body PD-SOI MOSFETs were performed. The
results presented in this study are for NMOS devices. Figure 8.5 shows simulated output
conductance plotted versus frequency for an NMOS device, for three values of FCS. For
FCS=0.5 and FCS=1 plausible results are obtained, with yout(HF) > yout(DC). However,
for FCS=0 we ﬁnd that yout(HF) < yout(DC), so (8.32) is being violated for this case.
Let us ﬁrst understand this result from a qualitative point of view. As we increase the
drain voltage, the CLM eﬀect causes the saturation region (Region 2) to grow larger, and
the GCA region (Region 1) to grow smaller. Physically, we would expect some of the body
charge previously in Region 1 to become associated with Region 2 instead. However, if
FCS=0, then the body charge in Region 2 is assumed to be zero, regardless of the size
of the region, and so dQb2, which is normally a negative quantity for an NMOS device,
will instead be zero. Removing body charge from Region 1, without adding any charge to
Region 2, will raise dQb (and hence Cbd) to an artiﬁcially high value, making a violation
of (8.32) more likely. At the other extreme, setting FCS=1 will produce a much smaller
rate of change of Qb.
If we now actually substitute values of FCS into (8.40), we do indeed ﬁnd that the largest
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Figure 8.5: Comparison of simulated drain conductance-frequency proﬁles
for diﬀerent values of charge sharing factor FCS. The dotted lines indicate
the physical range of FCS, over which the correct drain conductance proﬁle is
observed.
positive value for Cbd occurs when FCS=0, while FCS=1 actually results in a negative
value for Cbd. In the latter case, (8.32) will always be met, but this will not necessarily
yield quantitatively accurate results.
We can deduce from (8.40) that a non-physical conductance proﬁle will be particularly
evident in technologies with pronounced CLM. Conversely, simulations in which the CLM
parameter, λ, is set to zero should give the correct proﬁle, since Cbd will then also be
zero. This is conﬁrmed in Figure 8.6; here FCS has been set to zero, and simulations
have been performed using diﬀerent values of λ. It can be seen that for a combination
of a high λ value and a low value for FCS, the simulated conductance becomes negative,
even though self-heating has been switched oﬀ for these simulations. This occurs when
the negative contribution from the second term in (8.31) becomes larger than gds, and is
a clear indication that the model is yielding non-physical results.
FCS=0 and FCS=1 correspond to the lower and upper limits on the possible range of high
frequency drain conductance values. However, since we still get non-physical behaviour
for low values of FCS, the physical lower limit for FCS actually corresponds to the value
required to make the yout(HF) equal to gds. We would expect the optimum value for
FCS to lie somewhere between this lower limit and FCS=1; the physical range is indicated
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Figure 8.6: Variation of simulated drain conductance with channel length
modulation parameter λ, for FCS=0. When λ is set to zero, a physically
correct drain conductance proﬁle is observed.
on Figure 8.5. When applying this model to all device instances of a particular process
technology, an averaged value for FCS will probably be required, bearing in mind that the
degree of charge sharing is likely to vary for diﬀerent device dimensions and bias conditions.
We can attempt to ﬁt simulation results to data obtained from measurements, to see if
experimental values of drain conductance fall within the acceptable range deﬁned in Fig-
ure 8.5. Such a ﬁt is shown in Figure 8.7, using a device manufactured using Technology
B (see Appendix A). A value of 0.5 was chosen for FCS. The simulated data (solid lines)
were obtained using the same parameter set used in Figure 8.5, from which we can see
that FCS=0.5 does indeed fall within the allowed range of values. Using this value, we can
see that reasonable matching is obtained, and that the below-kink saturation conductance
remains close to the measured curve in the region of interest.
If we now focus speciﬁcally on the below-kink saturation region, we can better gauge the
usefulness of the new model. Figure 8.8 shows the same plot as Figure 8.7, but with the
scale adjusted. Three sets of simulation data are displayed, corresponding to FCS values
of 0, 0.5, and 1. Values of 0 and 1 yield conductances which are too low and too high re-
spectively, whereas FCS=0.5 does give a reasonable result over the relevant voltage range.
Because of minimal ﬁtting of the DC model for these simulations, the onset into satura-
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Figure 8.7: Simulated small-signal drain conductance versus drain bias, com-
pared with measured data. New charge sharing factor is used to model satura-
tion body charge, with FCS set to 0.5 for the simulation data.
tion is rather abrupt. Additionally, the fact that FCS is modelled as a constant, without
any voltage dependence, means that ﬁtting is not perfect in the saturation region either.
Clearly the new body charge model would beneﬁt from further development, but it is at
least suﬃciently good to demonstrate the physical principles underlying the small-signal
behaviour.
The evaluation results presented in this section show that it is possible to greatly improve
the accuracy of the small-signal modelling of SOI devices, using a simple theory, and re-
quiring only one additional parameter in addition to the basic DC parameter set. The
basic concept of using a charge sharing factor appears sound, and although more compli-
cated schemes could be devised in order to better reﬂect the terminal voltage dependency
of FCS, the empirical approach described in this work has been shown to yield adequate
small-signal characteristics. A more robust solution would be the implementation of an
integrated capacitance model, in which extrinsic and intrinsic capacitances are interde-
pendent. This would help ensure that the relative magnitudes of the two contributions
satisﬁed the condition for qualitatively correct conductance proﬁles, and ideally would
be able to provide quantative conductance matching as well. However, the author is not
aware of any such capacitance model suitable for use in a compact model.
1190 0.5 1 1.5 2
Drain Voltage (V)
0
0.2
0.4
0.6
0.8
1
D
r
a
i
n
 
C
o
n
d
u
c
t
a
n
c
e
 
(
m
S
)
Technology B
W/L=250/0.5mm
VGS=0.9V
Measured data
Simulation data
FCS=0
FCS=0.5
FCS=1
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Inﬂuence of Minimum Nodal Conductance on SOI AC Simulations
We shall conclude this section by discussing a related issue, which if not handled carefully,
can also result in non-physical characteristics. In many SPICE-based compact MOSFET
models, an additional conductance gMIN is placed in parallel with the junction conduc-
tances. SPICE uses gMIN to provide a minimum nodal conductance, in order to ensure
that there is a non-zero conductance between these pairs of nodes in the equivalent circuit.
SPICE can step up the value of gMIN in order to help individual devices to converge. It
is not a physical conductance, so when convergence is not an issue, one must be wary of
assigning to it a value which is comparable with any physical conductance.
For most bulk MOSFET modelling applications, a default value for gMIN of 10−12S is
found to be acceptable. However, in the case of SOI, using a default value of that magni-
tude can drastically alter the simulated conductances above and below the low frequency
pole. This is because most of the body network impedances in a SOI device are usu-
ally smaller than 10−12S. To illustrate this, Figure 8.9 shows the results of small-signal
simulations using two diﬀerent values of gMIN. Below 10−25S, there is found to be no
signiﬁcant change in conductance, suggesting that this value is small enough to be used
in SOI simulations. When we set gMIN to 10−12S, we can see that the diﬀerence in drain
conductance is very noticeable. This occurs when gMIN becomes comparable to gbs, so
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Figure 8.9: Simulated drain conductance versus frequency, for gMIN = 10−25
and 10−12S. The inset shows simulated drain current characteristics for the
same device and conditions, showing anomalous eﬀect on saturation character-
istics of making gMIN comparable in magnitude to physical body conductances.
that a signiﬁcant proportion of the drain-source voltage is dropped between the body and
source nodes. When this happens, the threshold voltage is reduced by means of the body
eﬀect, thus altering the DC operating point. From the inset of Figure 8.9, we can see how
gMIN can aﬀect DC simulation results as well as AC.
We conclude that a much smaller value of gMIN must be employed in SOI simulations. A
value of 10−25S has been found to be suitable, since this will make gMIN at least one or
two orders of magnitude smaller than the drain-body junction conductance gbd under most
conditions. Setting gMIN to such a small value should be done as a matter of routine,
to ensure accurate ﬂoating body SOI simulations, and to avoid confusion when trying to
distinguish this kind of simulator anomaly from problems inherent to the compact model
itself.
1218.3 Extrinsic Capacitances
Extrinsic capacitances are usually modelled using separate auxilliary equations, which exist
independently of the main charge model. They are usually empirical expressions intended
to provide a ﬁrst-order model, one which yields reasonably accurate values over most
operating conditions, without recourse to complicated mathematical schemes. Of greatest
relevance to this work are the body-source and body-drain junction capacitances, Cjbs and
Cjbd, which can be modelled using pn junction theory. A widely used scheme [12,14] is to
calculate Cjbs and Cjbd from CJ0, the capacitance per unit sidewall area
Cjbd = W   tb  
CJ0
 
1 − V bd
PB
 M if Vbd < FC   PB (8.41)
Cjbd = W   tb  
CJ0
(1 − FC)
(1+M)
 
1 − FC (1 + M) +
Vbd
PB
M
 
if Vbd ≥ FC   PB (8.42)
where FC, PB, and M are empirical parameters deﬁned in [14]. A similar expression can
be obtained for the source-body junction capacitance, by replacing Vbd with Vbs.
8.3.1 Source and Drain Junction Depletion Capacitance
The model priorities for calculating drain-body and source-body junction depletion capac-
itances, Cjbd and Cjbs are given below:
1. By directly specifying values for Cjbd and Cjbs in the model netlist, the user overrides
all other priorities.
2. The user can provide a value for CJ, the junction capacitance per unit area of junction
sidewall. STAG will then calculate Cjbd and Cjbs from CJ0.
3. If neither Cjbd/Cjbs or CJ are provided, then STAG3 will calculate a default value for
CJ using the following relation:
CJ =
 
ǫsiq
2φbi
 
NB   NHDD
NB + NHDD
 
(8.43)
where NB is the silicon ﬁlm doping concentration, NHDD is the source/drain region doping
concentration (defaults to 1020cm−3), and φbi is the thermal equilibrium voltage across
the pn junction, deﬁned as
φbi = φt ln
 
NB   NHDD
n2
i
 
(8.44)
If the need arises to switch oﬀ the junction depletion capacitances (for instance to test
the intrinsic capacitance model without interference from other capacitance contributions)
then CJ can be set to zero in the model netlist.
1228.3.2 Overlap Capacitances
In STAG3, all overlap capacitances are assigned default values, although these can be
overridden by setting parameter values in the netlist. The following set of equations are
used to calculate the default values.
Cgfso =
ǫ0   ǫox   ldiff   W
tof
(8.45)
Cgfdo =
ǫ0   ǫox   ldiff   W
tof
(8.46)
Cgfbo =
ǫ0   ǫox   (L − 2   ldiff)   (0.1   10−6   Fmin)
tof
(8.47)
Cgbso =
ǫ0   ǫox   (2   10−6   Fmin + ldiff)   W
tob
(8.48)
Cgbdo =
ǫ0   ǫox   (2   10−6   Fmin + ldiff)   W
tob
(8.49)
Cgbbo =
ǫ0   ǫox   (L − 2   ldiff)   (0.1   10−6   Fmin + W)
tob
(8.50)
where ldiff is a model parameter specifying the lateral diﬀusion distance of the source and
drain regions under the front gate. Note that the units of Fmin are microns ( m), so a
factor of 10−6 is needed to convert to metres.
Front gate overlap capacitances can be set instead by specifying CGFSO, CGFDO, and/or
CGFBO. This can be used to switch oﬀ certain capacitances, by setting the appropriate
model parameter to zero. Back gate overlap capacitances are calculated per unit area.
Therefore, to set back gate overlap capacitances in the netlist, it is necessary to specify
CGBSO/CGBDO/CGBBO, and also AS/AD/AB, the contact areas for the source, drain
and body regions. The exception to this is if it is necessary to set one or more of the
back gate overlap capacitances to zero. In this case, all that is required is to set CGBSO,
CGBDO, and/or CGBBO to zero in the netlist.
In the event that netlist values are used, the overlap capacitances are calculated according
to the following set of equations
Cgfso = CGFSO   W (8.51)
Cgfdo = CGFDO   W (8.52)
Cgfbo = CGFBO   (L − 2   ldiff) (8.53)
123Cgbso = CGBSO   AS (8.54)
Cgbdo = CGBDO   AD (8.55)
Cgbbo = CGBBO   AB (8.56)
Note that any combination of overlap capacitances can be speciﬁed or be left as default.
For instance, setting CGFSO, CGBBO and AB would set front gate-source and back
gate-body overlap capacitances, with the other four using their default values.
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125Chapter 9
Model Evaluation Results
9.1 Introduction
In order to test the ﬁtting capabilities of STAG3, single device characteristics are sim-
ulated and compared with those measured from a commercial 0.25 m PD-SOI process
technology. Due to time limitations, only DC results for body-tied and ﬂoating NMOS
devices are given here. It would of course have been preferable to include other results:
results for PMOS characteristics, charge plots, and miscellaneous others. It should be
pointed out however that most of the important changes to STAG3 have not involved
changes to the ﬂoating body or charge models; these models were developed for STAG2,
and provided good ﬁtting for older technologies down to about 0.7 m [1]. The key to
achieving good ﬁtting for STAG for deep-submicron devices have been the DC core and
high ﬁeld model improvements, and to evaluate these we can rely on DC characteristics.
Unless otherwise stated, all results in this chapter are for Technology A (see Appendix A).
The default self-heating models have been used, so that the active thermal area is calcu-
lated from the device dimensions, and used to calculate RT and CT. The associated model
parameter set used to simulate Technology A is given in Table 9.1 at the end of this chapter.
9.2 Transconductance Results
To provide an initial idea of STAG3’s accuracy, and to extract and adjust some basic
model parameters, drain current was plotted as a function of gate voltage, for both low
and high drain voltages. As with most of the evaulations in this chapter, results have been
obtained for both a long channel device (W = 10 m, L = 10 m) and a short channel
device (W = 10 m, L = 0.25 m), with the same model parameter set being used to
generate all results. Fig. 9.1 shows the long channel data.
It can be seen that the match to experimental data is quite good, with only a small num-
ber of parameters needing extraction and optimisation in order to obtain these results.
The extracted threshold voltage was used, in conjunction with the model parameters from
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Figure 9.1: Drain current versus gate voltage for VDS = 0.1V and 1.8V for
a W = 10 m, L = 10 m body tied device. Circles indicate measured values,
solid lines indicate simulated results.
the threshold ﬁtting model in Section 6.7.3. The mobility was extracted, and the surface
roughness parameter was ﬁtted to the portion of the curve corresponding to high VGfS,
since surface roughness is the dominant scattering process in this region. The Coulomb
and phonon scattering parameters were then hand ﬁtted. In order to get better ﬁtting
for the high drain voltage curve, the DIBL parameter σ was adjusted by hand. The front
gate thickness and a uniform doping concentration were obtained from process data.
Next we examine the transconductance curves for the same device (Fig. 9.2). Along with
the output conductance, the transconductance determines the gain of simple ampliﬁer
stages, making it an important parameter for analogue circuit designers.
While good accuracy is seen for VDS = 0.1V , there is a noticeable deviation for VDS =
1.8V . This is probably due to inaccuracies caused by the linearisation of the channel and
body charges around the source. As we saw in Chapter 2, this can result in problems cor-
rectly estimating the channel charge density, and hence the drain current, at high drain
biases.
Although this was not a priority during this work, we shall also look at the higher deriva-
tives of drain current with respect to the gate voltage, since these come into play during
distortion analysis [2]. In Figs. 9.3 and 9.4, we plot the 2nd and 3rd order derivatives of the
drain current. It can be seen that STAG3 reproduces all of the qualitative features, and
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Figure 9.2: Gate transconductance versus gate voltage for VDS = 0.1V and
1.8V for a W = 10 m, L = 10 m body tied device. Circles indicate measured
values, solid lines indicate simulated results.
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Figure 9.3: 2nd derivative of drain current w.r.t. gate voltage versus gate
voltage for VDS = 0.1V and 1.8V for a W = 10 m, L = 10 m body tied
device. Circles indicate measured values, solid lines indicate simulated results.
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Figure 9.4: 3rd derivative of drain current w.r.t. gate voltage versus gate
voltage for VDS = 0.1V and 1.8V for a W = 10 m, L = 10 m body tied
device. Circles indicate measured values, solid lines indicate simulated results.
provides high accuracy for quantitative matching as well. Some deviations are again seen
for VDS = 1.8V , but again we can put these down to problems due to charge linearisation.
Looking now at the short channel device, we see that a similar degree of accuracy has been
obtained for the drain current as it was for the longer device (Fig. 9.5). The same param-
eters were used, and in addition the short channel eﬀect parameter was extracted. The
RSCE parameters were then hand ﬁtted to give a good estimation of the threshold voltage.
Getting close ﬁts for the measured transconductance data was much more problematic, as
can be seen in Fig. 9.6. Once again, the problem is worse at high VDS. Part of the prob-
lem can once again be attributed to issues arising from the STAG3 charge linearisation.
However, other parts of the model might be contributing to this error.
For instance, as was discussed in Section 3.3.4, there are some aspects of the mobility
model which could be improved to be more physical. The use of Matthieson’s rule is one
such aspect, though it is unclear exactly how much accuracy is being lost through its use.
Furthermore, no obvious alternative is available; hence its popularity in compact models.
One omission which can be assumed to have an impact is the absence of inter-valley scat-
tering. As was mentioned in Section 3.3.4, this is generally neglected in compact models,
as it is a complicated function of the gate voltage. Whether there is also a signiﬁcant
dependence on drain voltage is unclear, but it seems plausible. Either way, these kinds of
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Figure 9.5: Drain current versus gate voltage for VDS = 0.1V and 1.8V for
a W = 10 m, L = 0.25 m body tied device. Circles indicate measured values,
solid lines indicate simulated results.
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Figure 9.6: Gate transconductance versus gate voltage for VDS = 0.1V and
1.8V for a W = 10 m, L = 0.25 m body tied device. Circles indicate measured
values, solid lines indicate simulated results.
130simplications can be expected to reduce the overall ability of the model to ﬁt to transcon-
ductance data over a range of biases and channel lengths.
Another possible source of error might come from the way that the drain series resistance
is being modelled. No signiﬁcant relation was found between series resistance and gate
voltage for this process technology, due to the lack of LDD regions. However, STAG3
lacks the ability to model the resistance associated with the saturated drain region; this
has to be included as part of either the internal or external series resistance models. This
could be modelled in STAG3 by increasing the drain series resistance to be larger than
the source value. However, this measure alone is insuﬃcient to give a good ﬁt to the data
in Fig. 9.6, and so the two series resistances have been left equal in these simulations.
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Figure 9.7: Drain current versus gate voltage for VDS = 0.1V and VBS = 0,
−0.5, −1.0, −1.5, −2.0, and −2.5V for a W = 50 m, L = 50 m body tied
device in Technology B. Circles indicate measured values, solid lines indicate
simulated results.
Before we conclude this section, we should examine the ability of STAG3 to model varia-
tions in the body-source voltage VBS. Because we lack the appropriate experimental data
for Technology A, we shall perform our comparisons using measured data from Technology
B (see Appendix A). Figs. 9.7 and 9.8 show how transconductance characteristics change
as VBS is made increasingly negative and the threshold voltage increases. It can be seen
that the matching across the whole VBS range is good, which indicates that the STAG3
body model is suﬃciently accurate.
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Figure 9.8: Gate transconductance versus gate voltage for VDS = 0.1V and
VBS = 0, −0.5, −1.0, −1.5, −2.0, and −2.5V for a W = 50 m, L = 50 m
body tied device in Technology B. Circles indicate measured values, solid lines
indicate simulated results.
9.3 Subthreshold Results
The subthreshold region is important because it determines the leakage current and there-
fore the power dissipation of the device in the OFF state. This is of particular interest for
modern low-power applications. The measured and simulated subthreshold characteristics
are compared in Figs. 9.9 and 9.10.
The matching is good in most regions, and while there are some inaccuracies in the sub-
threshold slope, this is probably a result of not knowing the body doping proﬁle for this
technology. If it were known, then it would be possible to use the STAG3 non-uniform
doping model to improve the ﬁtting in this region.
The poorest matching comes in the region of negative gate voltage. Not only is the STAG
surface potential model not designed to give accurate results in this region, but it also
lacks the ability to model Gate Induced Drain Leakage (GIDL). GIDL can be seen in both
sets of measured data, but particularly in the short channel results. It manifests as an
increase in subthreshold current as the gate voltage continues to be reduced, and is caused
by strong drain-gate electric ﬁelds developing near the drain region. More will be said
about this in Chapter 10.
The subthreshold leakage model parameters were optimised to give an acceptable ﬁt in
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Figure 9.9: Subthreshold characteristics for VDS = 0.1V and 1.8V for a
W = 10 m, L = 10 m body tied device. Circles indicate measured values,
solid lines indicate simulated results.
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Figure 9.10: Subthreshold characteristics for VDS = 0.1V and 1.8V for a
W = 10 m, L = 0.25 m body tied device. Circles indicate measured values,
solid lines indicate simulated results.
133the long channel case, and no attempt was made to improve the ﬁt for the short channel
data.
9.4 Output Characteristics
For the drain voltage characteristics, an additional number of parameters were optimised.
These included the external source and drain series resistances and the saturation velocity
vsat; none of these parameters deviated much from their extracted or default values). Adi-
tionally, having used these parameters to ﬁt below the onset of saturation, the sub-micron
CLM model was hand ﬁtted to improve accuracy in the saturated region.
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Figure 9.11: Drain current versus drain voltage for VGfS = 0, 0.3, 0.6, 0.9,
1.2, 1.5, and 1.8V for a W = 10 m, L = 10 m body tied device. Circles
indicate measured values, solid lines indicate simulated results.
The resulting simulations can be seen in Figs. 9.11 and 9.12. Overall the ﬁtting is good,
both in terms of current levels in saturation, and the onset of saturation itself. Some
overestimation of the saturation current occurs for both long and short channel devices,
at high gate voltages. In many analogue circuits, devices are biased with gate overdrives
of 0.5V or less, and so the model parameters have been hand ﬁtted to ensure better ﬁtting
in this region, at the expense of the high gate voltage range.
Figs. 9.13 and 9.14 show the corresponding plots of output conductance against drain
voltage. Output conductance is another important parameter for analogue designers.
In STAG2, there was a problem that the conductance plots entered into saturation too
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Figure 9.12: Drain current versus drain voltage for VGfS = 0, 0.3, 0.6, 0.9,
1.2, 1.5, and 1.8V for a W = 10 m, L = 0.25 m body tied device. Circles
indicate measured values, solid lines indicate simulated results.
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Figure 9.13: Output conductance versus drain voltage for VGfS = 0, 0.3, 0.6,
0.9, 1.2, 1.5, and 1.8V for a W = 10 m, L = 10 m body tied device. Circles
indicate measured values, solid lines indicate simulated results.
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Figure 9.14: Output conductance versus drain voltage for VGfS = 0, 0.3, 0.6,
0.9, 1.2, 1.5, and 1.8V for a W = 10 m, L = 0.25 m body tied device. Circles
indicate measured values, solid lines indicate simulated results.
abruptly [1], a serious issue since designers need to know the onset quite exactly in order to
bias devices correctly within saturation. This problem is much less pronounced in STAG3,
with the new saturation model presented in Chapter 4 giving much smoother transitions.
Although there are still some deviations from the measured curves, the largest of these
occur at high gate voltages, as explained above.
So far our evaluation of the STAG3 model has dealt only with body tied devices. Of
course the model should also be able to accurately simulate ﬂoating body devices. The
only experimental data for Technology A is for short channel devices, so we shall only
evaluate for this case. This will provide the most challenging test of the model in any
case, since the high lateral ﬁelds at the drain of a short channel device mean the impact
ionisation has more of an inﬂuence on the characteristics.
Fig. 9.15 shows drain current plotted against drain voltage for 4 diﬀerent gate voltages
above threshold. While the ﬁt is good in places, the main problem is that the onset of
kink is not predicted accurately across the whole range of gate voltages. In this case, the
optimal matching occurs around VGfS = 1.4V . Above and below this value, the accuracy
is gradually reduced, with deviations in prediction of the onset of up to 0.2−0.3V . Fig 9.16
shows the drain conductance plot for the same device and operating conditions.
Part of the reason for the deviations may lie in the fact that the impact ionisation models
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Figure 9.15: Drain current versus drain voltage for VGfS = 0.6, 1.0, 1.4,
and 1.8V for a W = 25 m, L = 0.25 m ﬂoating body device. Circles indicate
measured values, solid lines indicate simulated results.
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Figure 9.16: Output conductance versus drain voltage for VGfS = 0.6, 1.0,
1.4, and 1.8V for a W = 25 m, L = 0.25 m ﬂoating body device. Circles
indicate measured values, solid lines indicate simulated results.
137have not been changed since STAG2, and may not be suitable for accurate modelling of
deep-submicron devices with high lateral ﬁelds. Another related issue is that as with all
of the evaluation results, the model parameters have been hand ﬁtted, rather than using
computer optimisation. We have already seen from our body tied evaluations that this
approach can give good matching with minimal eﬀort for the core model. However, the
impact ionisation model is a highly empirical auxilliary model with a large number of
ﬁtting parameters (7 if we include the temperature dependence). Not only is it diﬃcult
to judge appropriate values for parameters that lack a clear physical meaning, the task
becomes progressively more diﬃcult the more parameters are involved. So it may be that
the existing model is adequate, provided that a software optimiser is used.
Overall, the new STAG3 model has been shown to provide good ﬁtting across a range
of channel lengths and biases, using just a single parameter set to obtain all results for
the given process technology. Considering that all parameter optimisations performed
for these simulations were simply hand adjustments, the level of accuracy is quite high.
Full parameter optimisation would be expected to give better ﬁtting, though some further
model improvements are expected to be necessary for optimal experimental curve ﬁtting.
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138Parameter Symbol Description Value Unit
TNOM Parameter measurement temperature 25 ◦C
TPG Gate material type 1 -
TOF tox Front gate oxide thickness 4.5 × 10−9 m
TB tSi Silicon ﬁlm thickness 90 × 10−9 m
TOB tbox Back gate oxide thickness 380 × 10−9 m
NSUB NB Silicon ﬁlm doping concentration 6 × 1017 cm−3
NP NP Polysilicon gate doping concentration 1 × 1022 cm−3
NRSCE Nrsce Peak doping concentration at junctions 7.9 × 1017 cm−3
LRSCE Lrsce Characteristic length for lateral doping proﬁle 6 × 10−8 m
LD ld Lateral diﬀusion 0 m
RSW Rsw Width scaled source series resistance 300 Ω. m
RDW Rdw Width scaled drain series resistance 300 Ω. m
VTEX VTex Extracted threshold voltage 0.64 V
VDEX VDex Drain-source voltage used to extract VTex 0.1 V
DELTA0 δ0 Empirical threshold extraction parameter 0.07 -
SIGMA σ DIBL parameter 7 × 10−9 m−1
DELTAL ∆L Short channel eﬀect parameter 2 × 10−8 m
DELTAW ∆W Narrow width eﬀect parameter 0 m
CHIFB χFB Temperature coeﬃcient of ﬂat-band voltage 9.5 × 10−4 V/K
U0  0 Low ﬁeld carrier mobility 370 cm2/(V.s)
ASR αsr Surface roughness scattering coeﬃcient 6 × 10−17 (m/V)2
APH αph Phonon scattering coeﬃcient 2 × 10−4 (m/V)1/3
ACOU αcou Coulomb scattering coeﬃcient 0 m3
VSAT vsat Carrier saturation velocity 1.5 × 107 cm/s
K k Mobility temperature exponent 1.2 -
ALPHA0 α0 Impact ionisation coeﬃcient 5 × 106 m−1
BETA0 β0 Impact ionisation coeﬃcient 2 × 106 V/m
LM LM Ionisation length bias coeﬃcient 4 × 10−8 m
LM1 LM1 Ionisation length bias coeﬃcient −7 × 10−9 m/V
LM2 LM2 Ionisation length bias coeﬃcient 0 m/V2
ETA η Impact ionisation empirical ﬁeld adjustment parameter 0.5 -
LX lx Short channel channel length modulation parameter 2 × 10−8 m
VP vp Short channel channel length modulation parameter 0.75 V
MEXP Short channel channel length modulation exponent 4 -
JS JS Diode diﬀusion current density 6.8 × 10−8 A/m
ETAD ηD Diode diﬀusion ideality coeﬃcient 1.23 -
JS1 JS1 Diode recombination current density 9.6 × 10−8 A/m
ETAD1 ηD1 Diode recombination ideality coeﬃcient 1.65 -
FMIN Fmin Minimum feature size 0.25  m
Table 9.1: STAG3 model parameters for simulation of Technology A device
characteristics.
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Conclusions and Further Work
10.1 Conclusions
The thesis began with a detailed treatment of the new low ﬁeld surface potential model
used in STAG3. It had been found that the old STAG2 model sometimes gave non-physical
kinks in the transconductance curves around the onset into strong inversion when simu-
lating deep sub-micron process technology. The model used by the Eindhoven model was
adopted instead [1,2], but this was found to give poor accuracy in subthreshold. In the
end, the STAG3 model became a fusion of the STAG2 and Eindhoven models, with the
additional feature that that possible presence of a lowly-doped polysilion gate is actually
built into the core model.
Following that, new models for high vertical and lateral electric ﬁelds were derived. The
old STAG2 mobility model, which had a linear dependence on vertical ﬁeld, was replaced
with a modern formulation which takes into account various scattering processes. An
early form of this mobility model was presented in [3]; all the scattering terms are already
present in their present forms, although the lateral ﬁeld and saturation models have since
undergone extensive improvement, and now include velocity overshoot.
The quantum mechanical model was then presented as part of the high ﬁeld treatment.
The method of combining the expressions for surface potential in strong inversion and sat-
uration was demonstrated, which resulted in quantum eﬀects automatically dropping to
zero outside of strong inversion. This yielded a continuous one-piece high ﬁeld expression
for the STAG3 surface potential.
This was followed by a series of models dealing with shifts to the body factor or ﬂat band
voltage, such as non-uniform doping, SCE and RSCE, DIBL, and a new method for relat-
ing the STAG3 ﬂat band model to extracted threshold voltages. This last sub-model was
ﬁrst published in [4].
Then the auxillary model was outlined, covering parasitics and ﬂoating body behaviour,
self-heating and thermal behaviour, CLM, and external series resistance. This was fol-
140lowed by the charge model, for which a new body charge expression had been devised for
the drain region to eliminate a problem seen in STAG2. The relevant methodology, ﬁrst
published in [5], was also given.
Finally, some measured results were compared with simulations for body-tied MOS de-
vices. It was found that a single parameter set could be used to get a good overall degree
of ﬁtting for a range of device sizes and terminal biases. The most noticeable problems
occurred for higher drain biases, due to limitations in the charge expressions.
10.2 Suggestions for Further Work
10.2.1 DC Model
Many of the improvements which have led to the STAG3 model have centred around im-
proving the accuracy of the DC model, in order to make it more applicable to devices in
the deep sub-micron regime. Judging from the literature on the subject, we can expect
STAG3 to yield good results for devices down to about 100nm gate length. However, as
MOSFETs continue to be scaled down, certain physical eﬀects become increasingly im-
portant, and these trends will need to be reﬂected in any future versions of STAG.
One feature currently missing from STAG3 is some way of modelling the gate current. This
current results from quantum mechanical tunnelling of carriers across the potential barrier
of the gate oxide and into the channel. The tunnelling probability increases exponentially
with decreasing gate oxide thickness, so this eﬀect becomes increasingly important as the
front gate thickness is scaled down in modern CMOS processes [6].
Gate Induced Drain Leakage (GIDL) is the name given to a subthreshold phenomenon
whereby a signiﬁcant drain to bulk leakage current is induced, despite the drain voltage
being well below the breakdown voltage [7]. As gate voltage is reduced, the subthreshold
current starts to increase again. This occurs when the gate voltage becomes suﬃciently
small compared to the drain voltage, such that a strong drain-gate electric ﬁeld is created.
This strong transverse ﬁeld allows valence electrons to tunnel into the conduction pair
to form electron-hole pairs. These electrons and holes then ﬂow into the drain and body
respectively. This eﬀect has even been observed in quarter micron technologies [8]. In
order to accurately model this aspect of the subthreshold characteristics, a GIDL model
needs to be added to STAG3.
One possible improvement has been identiﬁed for the mobility model, namely the inclusion
of carrier inter-valley scattering. If a functional dependence on gate voltage (and drain
voltage, if appropriate) could be identiﬁed, it could then be included as another scattering
term in the Matthieson’s rule expression. This would hopefully allow closer ﬁtting across
the full bias range.
141Because we are concerned with simulating ﬂoating body SOI MOSFETs, accurate mod-
elling of the body region is more important than for a bulk MOSFET model. It has been
shown that body resistance in the form of a poor body tie can cause signiﬁcant degra-
dation of intrinsic device gain [9], and can even be worse than no body tie at all. More
accurate modelling of the eﬀect of a ﬁnite body resistance could be achieved by adding
a number of internal bias-dependent resistances between the body and the source, drain,
and external body nodes.
Also relevant to ﬂoating body simulations is the issue of the impact ionisation model.
This has remained unchanged from STAG2, and further investigations are needed to de-
termine whether the existing model provides suﬃciently good ﬁtting for short channel
deep-submicron devices.
In the saturation region, the drain and source series resistances are no longer symmetri-
cal, due to the presence of additional series resistance from the saturated drain region.
If a value for this resistance could be calculated automatically, it would reduce the need
to optimise the low ﬁeld series resistance parameters to obtain a good ﬁt at high drain
voltages. The CLM model would provide a good starting point for this, since it already
provides an expression for the length of the saturated drain region.
One numerical issue which remains in the STAG3 model is that the expression for the
channel current is not symmetrical around the point Vds = 0. For a symmetrical MOS-
FET device, we would expect identical behaviour in the forward and reverse modes (i.e.
Ids(Vds) = −Ids(−Vds)) It is shown in [10] that in order for this condition to be met, the
second derivative of Ids with respect to Vds must be zero. In other words, when plotting
the drain conductance gds as a function Vds, the slope of this characteristic should be zero
at Vds = 0.
In order to overcome this problem, care must be taken when choosing the form of the
velocity saturation expression [10], as well as the smoothing function used to model the
transition between the linear and saturation operating regions [2]. Failure to do this can
result in convergence problems moving from forward to reverse modes, and also renders
the model unsuitable for performing distortion analysis. However, STAG3 has not shown
any obvious convergence diﬃculties in this transitional region, and we are not concerned
with developing a model for distortion analysis, so this issue was not given high priority.
A second numerical issue has been identiﬁed which relates to the linearisation of the body
and channel charge expressions. It may be recalled that this is done to allow analytical
integration of these expression to yield the total nodal charges. STAG3 follows the same
general approach to STAG2; linearisation is performed around source surface potential.
Linearising around the source is a common practise in compact models [11], but it does
142introduce an asymmetry into the charge expressions, and as we saw in Chapter 9, it can
lead to a reduction in model accuracy at high drain voltages. Furthermore, it results in
channel charge not being allocated equally to the source and drain nodes when Vds = 0.
The PSP model addresses this problem by linearising the charge expression around the
surface potential mid-point [12]. This maintains the Gummel symmetry between source
and drain. Unfortunately, this approach results in a linearised channel charge expression
that has a functional dependence on the drain side surface potential. This complicates
the equation for the channel current, and creates problems when diﬀerentiating with re-
spect to the drain curface potential (which is how STAG calculates the saturation surface
potential). Therefore, if the PSP methodology is to be adopted, it will necessitate other
changes in the high lateral ﬁeld model.
10.2.2 Charge and Noise Models
Another desirable improvement would be to further develop the body charge model dis-
cussed in Chapter 8. If detailed small-signal conductance data could be obtained for a
range of channel lengths, it should be possible to gain a much clearer idea of how the body
charge sharing varies with terminal bias, allowing a more complex and accurate model to
be constructed.
One other aspect of the capacitance model which would beneﬁt from improvement is the
extrinsic p-n junction depletion capacitance model. Both STAG2 and STAG3 use the
standard SPICE depletion capacitance model. However, there are a couple of problems
with this standard model. The ﬁrst problem is that we would expect the capacitance to
saturate at some maximum value under forward bias, whereas the model does not provide
any such limit. The second problem is that it is a piece-wise model which has discon-
tinuities in high-order derivatives. Not only can this result in smaller time-steps being
needed during transient simulations, but it can aﬀect the accuracy of distortion analy-
ses. A model to solve these problems was ﬁrst proposed in [13]; not only does it use a
single-piece, C∞-continuous expression, but it handles the dependence of the depletion
capacitance on forward bias in a more physical manner. This work would provide a good
starting point for improving this aspect of the STAG3 model.
The STAG3 model only provides a very rudimentary noise model. While it retains the
standard expressions for the thermal and ﬂicker noise that were present in STAG2, no
further noise modelling capabilities have been added to this latest version. Given the
advances made in models developed for the latest generation of compact circuit simula-
tors [14], this is certainly one area where STAG could beneﬁt from an update.
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One key feature which is currently unavailable in STAG is the facility to model fully-
depleted device behaviour. Fully-depleted devices oﬀer several advantages in performance
over partially-depleted devices; these include improved sub-threshold characteristics, and
reduction or elimination of electrical ﬂoating-body eﬀects [15]. A number of fully-depleted
models are already in existence [16,17].
The viability of a model which can model transitions between partially-depleted and fully-
depleted modes of operation has yet to be convincingly demonstrated. An older model
does include this feature [17], but it employs an implicit equation, and as a result must
be solved using an iterative procedure. It is stated in [17] that this iteration leads to an
increase in CPU time of 30-40% when compared with closed-form analytical models. This
is a very signiﬁcant increase if the compact model is being used to model large circuits.
An attempt to combine the two regimes was also made taking the BSIM3SOI model as
a starting point [18]. This model was released into the public domain, but subsequent
versions of BSIM3SOI reverted back to a dual model format, with entirely separate code
being used to handle PD and FD simulations [19,20].
While the ability to model fully-partially depleted switching is a desirable feature, there
is little justiﬁcation for including it in STAG it if it adversely aﬀects model performance
to any signiﬁcant degree. Furthermore, time constraints meant that a full model imple-
mentation was not possible. It is nevertheless interesting to brieﬂy consider some of the
issues involved in constructing such a model.
Perhaps the most diﬃcult problem from an implementation point of view will be to suc-
cessfully determine the point at which switch-over from partially-depleted to fully-depleted
operation occurs, and to express mathematically the degree to which any residual ﬂoating-
body phenomena aﬀect the operation of the device. It seems unlikely that basic deple-
tion region theory will be suﬃciently accurate to make such predictions, especially for
short-channel devices, where the junction depletion regions will have a major inﬂuence.
Empirical adjustments will undoubtedly be necessary, although ideally some deductions
about the optimisation ranges might be made from examination of experimental data.
On the subject of experimental data, ideally we would like to evaluate the model against
devices which actually exhibit mixed partial-full depeletion behaviour. Fortunately, such
device data is available. At present, devices which exhibit such duality are more problem-
atic to circuit designers than even partially-depleted devices. Most SOI compact models
handle only one case or the other, and without a single uniﬁed model, the behaviour
of these devices is unpredictable. Devices which are mainly fully-depleted, with residual
partially-depleted behaviour near threshold, are more manageable, since the unpredictabil-
ity is conﬁned to a relatively small region of device operation. However, dual mode devices
are ideal for testing a mixed model such as the one being proposed, since the characteris-
144tics show a clear transition region between fully- and partially-depleted behaviour.
Another useful development would be to create a bulk MOSFET version of STAG. This
would be relatively simple, and would require removal of the self-heating model (or at least
have it switched oﬀ by default), and the removal of certain parasitic elements connected
with the ﬂoating body. Additionally, the charge model would need to be changed to reﬂect
the fact that the silicon body would be electrically connected to the substrate.
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146Appendix A
Technology Key
The evaluation results presented in Chapters 6, 8, and 9 make references to Technology A
and Technology B. These are the two PD-SOI technologies that have been used to evaluate
the STAG3 model. Table A.1 provides values for the minimum gate length and nominal
gate oxide thickness for these two technologies.
Technology Minimum Gate Length ( m) Gate Thickness (nm)
A 0.25 4.5
B 0.35 8
Table A.1: Minimum gate length and nominal gate oxide thickness for Tech-
nologies A and B
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